Changes introduced by this revision

First, this version of the standard affirms what had been required in the previous version. There are only minor clarifications or relaxations to the rules that are already established.

Second, while this is a major revision, items introduced in this version are optional and intended to provide test improvements in the complex components being created today and in the foreseeable future. There are also significant improvements in documentation capability, including the introduction of the ability to document test procedures unique to the component.

The major new capabilities are listed in the order in which they appear.

In the standard body:

- A new, optional, Test Mode Persistence controller that can maintain the 1149.1 test logic in test mode and the system logic in its “safe and cool” state. Clause 6 is now split into Clause 6.1 for the TAP controller and Clause 6.2 for the Test Mode persistence controller. In support of this new controller, there are two new instructions CLAMP_HOLD in Clause 8.20, with its new bypass-escape test data register in Clause 16, and CLAMP_RELEASE in Clause 8.20.
- A new, optional ECIDCODE instruction in Clause 8.15 and its ecid test data register in Clause 13 to supplement the existing IDCODE and USERCODE instructions and allow the recovery of an Electronic Chip ID value used to identify and track individual chips.
- A new, optional, chip initialization capability to provide more flexibility in preparing the component for test. The INIT_SETUP and INIT_RUN instructions in Clauses 8.17, 8.18, and 8.19, and their new init_data and init_status test data registers in Clauses 14 and 15, respectively. This will allow programmable I/O to be set up prior to board or system testing, as well as any tasks required to put the system logic into a “safe and cool” state for test.
- A new, optional, IC_RESET instruction in Clause 8.21 and its reset_select test data register in Clause 17 to provide control of component reset functions through the TAP.
- In Clause 9.2, an optional TAP to test data register interface is recommended, and examples of different types of test data register cells using this interface are shown. In addition, the concept of register segments is expanded to allow segments that may be excluded or included. This is introduced to support power domains that may be powered down, and yet may have a segment of a test data register within that domain. However, the capability was kept general.
- In the new Clause 9.4, the rules for defining and controlling the new excludable segments are established.
- Boundary-scan register definition in Clause 11 has been updated to support:
  o optional excludable boundary-scan register segments;
  o optional placement of observe-only boundary-scan register cells on all pins except the TAP pins;
  o optional placement of fault observe-only boundary-scan register cells on all pins except the TAP pins.
- Documentation requirements in Clause 18 have been updated for the new capabilities.

In the Boundary Scan Description Language (BSDL) in Annex B:

- The entire Annex was rewritten for:
  o Increased clarity of what was normative vs. descriptive text, and
  o Increased consistency in presentation;
- BSDL is no longer a “proper subset” of VHDL, but rather is now “based on” VHDL. See Clause B.4. In particular, new port type keywords were introduced in Clause B.8.3 that are not needed in VHDL, but give a more accurate description of each port in BSDL;
- Formal definitions of language elements are included in Clause B.5 instead of reliance on inheritance from VHDL;
- Some changes to the BNF notation used, including definition of all the special character tokens, is in Clause B.6;
• Pin mapping in Clause B.8.7 now allows documenting that a port is not connected in a specific package;

• The boundary-scan register description in Clause B.8.14 introduces new attributes for defining boundary-scan register segments, and introduces a requirement for documenting the behavior of an undriven input;

• New capabilities are introduced for documenting the structural details of test data registers:
  o Clause B.8.17 introduces the definition of mnemonics that may be associated with register fields;
  o Clause B.8.18 introduces the ability to name fields within a register or segment, and the ability to hierarchically assemble segments into larger segments or whole registers;
  o Clause B.8.19 introduces the ability to associate a register field or bit to specific ports, and to associate a power port to other ports;

• The role of a User Defined Package file defined in Clause B.10 has been expanded to support logic IP providers who may need to document test data register segments contained within their IP.

A new Annex C codifies the Procedural Description Language (PDL), a new language for documenting the procedural and data requirements for some of the new instructions. As mentioned above, this version of the standard introduces new instructions for configuring complex I/Os prior to entering the EXTEST instruction. As the data required by the INIT_SETUP instruction could vary for each instance of the component on each distinct board or system design, this created the need for a new language for setting internal TDR register fields in order to configure the I/O.