

Generating Core Test Control Mechanisms

Maurice Lousberg

Philips
Research



PHILIPS

Contents


- Test Control in a typical design
- TCB Implementation
- Design requirements
- Tool Support

Philips
Research



PHILIPS

Typical Core Based Design




Philips
Research



PHILIPS

Test Control at several levels

- Core Level CTAG TCB or no TCB
- Top Level CTAG TCB or no TCB
- From Top to Pads JTAG or Pin reduction block




Philips
Research



PHILIPS

TCB




Philips
Research



PHILIPS

TCB + Capture



Philips
Research



PHILIPS

Requirements for Test Control

- Standardized access mechanism at each level
- Limited number of dedicated IC-pins
- Arbitrary switching between test modes
- Flexibility to select test modes during diagnosis
- Precise timing control when switching test modes
- Glitch free switching between test modes


Philips
Research



PHILIPS

Arbitrary switching between modes

- Reset
- Shift testmode data in
- Update
- Shift new testmode in and hold
- Update to new mode
- Update signal allows precise timing control




Philips
Research




PHILIPS

Flexibility to choose testmodes


FSM TCB
State encoded outputs



Register TCB
Decoded outputs



Register TCB
Undecoded outputs




Philips
Research



PHILIPS

Test Signal Values

- 0: fixed Zero
- 1: fixed One
- S: Shift
= TCB_TC
- N: Normal
= not TCB_TC



Glitch Free Switching

Glitch Free
Switching between
some states


Philips
Research



PHILIPS

Top to Pads:Pin reduction block

Full implementation



Philips
Research



PHILIPS

Tool Support

- Specify Test Signals
- Specify Test Modes

	Test Signals		
Test mode	se	iddq	enA
Application	0	0	0
Scantest	S	0	0
Memtest	S	0	N
iddqtest	S	1	0


- TCB Generator will select implementation

Philips
Research



PHILIPS

Tool Flow



Philips
Research



PHILIPS