# P1581 – Recent Enhancements Expand Applicability

Bob Russell (r.russell@ieee.org)

Includes methods under development by P1581 Working Group

# **Outline**

- Brief History of Memory Test
- ETTM Overview (Enhanced Transparent Test Mode
- Review of P1581 Purpose & General Approach
- ETTM Testmode Entry / Exit / Operations
- Detailed Testmode Entry / Exit Examples
- Continuity Test Circuit Example
- ETTM Command Structure / Examples
- Conclusion
- Quiz

### Memory Test History – Myopic View


- Functional Test Performed
- 4 Testpin IEEE 1149.1 Announced
- Tacitly Ignored by Memory Industry
- 1 Testpin P1581 Proposed (early version)
- Also Tacitly Ignored
- 0 Testpin P1581 Proposed (ETTM 6/2006)
- Response TBD

### Enhanced Transparent Test Mode


- No Testpins
- Applicable to All Memory Types (Volatile, Non-Volatile, Read-Only)
- Package Compatibility w/ Non-P1581 Devices
- Functional Compatibility w/ Non-P1581 Devices
- Supports Continuity Test (Mandatory)
- Supports Options Selected by Designer (BIST, Self-Repair, Public, Proprietary)
- No Testpins Required for Option Support
- Unlimited Testmode Entry / Exit

**RJR BTW 14 SEP 2006** 


### PWB Connectivity Test Challenge




# PWB Connectivity Test Solution




# PWB w/ Memory Challenge



### PWB w/ Memory Solution



# Enhanced Solution (ETTM)



# ETTM Test Mode Entry Options (Selected by Device Designer)

- \* BScan Stimulus (Non-Functional)
- \* Analog Level
- Clock Frequency Shift
- Input State(s) at Power Up
- Always at Power Up
  - \* = Examples Follow

# ETTM Test Mode Exit Options (Selected by Device Designer)


- \* BScan or Functional Stimulus
- \* Analog Level
- Clock Frequency Shift
- Timeout
- Write
- Command

\* = Examples Follow


# ETTM Test Mode Operations (Selected by Device Designer)

- Continuity Test (Mandatory)
- BIST
- Self Repair
- Exit Testmode
- Testmode Reactivation Control
- Other
- Device Mfr. Public, Proprietary


#### ETTM Control via BScan Stimulus




## ETTM Control via Analog Level




# Continuity Test Gating Example




### Test Pattern Breakdown



# Patterns – Necessary vs. Spare



### Command Examples



#### **EXAMPLE COMMANDS**

#### Conclusion

- Memory Test Methods Prior to 6/2006 Discussed
- ETTM Benefits Explained
- ETTM Compatibility, No Testpins Emphasized Ad Nauseum
- Overall Purpose of P1581 Reviewed
- Overview of ETTM Testmode Entry / Exit / Operations
- Detailed Examples of ETTM Testmode Control
- Command Derivation from Test Patterns Explained
- Command Examples Discussed

### Quiz

How many package pins must be added in implementing P1581 as part of the redesign of an existing memory device?

A. 0

B. 1

C. 2.5

D. 4