IEEE P1581
Simplifying Connectivity Tests for Complex Memories and other Non-Boundary Scan Devices

Heiko Ehrenberg, GOEPEL Electronics
Chair of IEEE P1581 working group
h.ehrenberg@ieee.org
IEEE P1581 - Introduction

• **Scope:**
  Low-cost method for testing the interconnection of discrete, complex memory integrated circuits (ICs) where additional pins for testing are not available and implementing boundary scan (IEEE Std 1149.1) is not feasible;

• **Purpose:**
  Improve interconnect test for discrete memory devices by specifying implementation rules for test logic and test mode entry/exit methods included in memory ICs;
Basic concept

IEEE 1581 device

Memory Controller

Test Control

TTM (optional)

Memory Cells

Combinational Test Logic

Optional Test Pin (if no TTM)

Input Bus x

Output Bus

IEEE 1149.1 device(s)

PCB
Key features

- Simple test logic implementation for memory devices (and possibly other complex, slave-type components)
- No extra pins required
- Not relying on complex memory access cycles
- Fast test execution, small test vector set
- Usable with any access methodology (Boundary scan, functional, ICT)
Test mode control

- Dedicated test pin (TPN), or
- One of seven transparent test mode (TTM) control methods:
  - Non-functional stimulus (NFS)
  - Designated command codes (DCC)
  - Simultaneous input/output (SIO)
  - Clock frequency (CKF)
  - Analog level (ANL)
  - Conditional power-up initiation (CPI)
  - Default power-up initiation (DPI)

These methods require additional board-level and/or controlling device DFT to be implemented.

Test entry or exit is triggered by a condition on the pins that would otherwise never exist under normal functional conditions.
Test mode control - NFS

Control Device

To TDO

From TDI

IEEE 1581 Device

WE

CS
Test mode control - DCC

Control Device

IEEE 1581 Device

CD2
CD1
STB

To TDO
From TDI
Test mode is entered if a predetermined set of logical input states exist at a predetermined period after device power-up.
Test logic

- One of three defined test logic architectures:
  - **XOR** (3-input XOR or XNOR gates)
  - **IAX** (XOR, Inverters, and AND gates)
  - **XOR-2** (2-input XOR or XNOR gates)
- Or a custom test logic that satisfies rules in IEEE P1581
Test logic example - XOR

IEEE 1581 Memory Device

Inputs 1-6

O1
O2
O3
O4
Optional test functions

- Optional test functions accessible via test pattern partitioning

- Examples include:
  - Reading a device identification (ID)
  - Control line continuity test
  - Built-in self test (BIST) access
  - Other public or private commands
Status of IEEE P1581

- Balloting completed
- Ballot group voted to accept IEEE P1581
- IEEE needs to review and finalize acceptance
- Official adoption as IEEE Std 1581 expected for mid 2010