


Standardized Access to Embedded Test and Debug Instruments IEEE P1687 – The Next Step

Michael Laisne, mlaisne@qualcomm.com
Bill Eklow, beklow@cisco.com
Jeff Rearick, jeff_rearick@agilent.com,
Ken Posse, kepos@comcast.net
Al Crouch, al.crouch@innovys.com
Jason Doege, jdoege@da-test.com
Ben Bennetts, ben@dft.co.uk
Mike Ricchetti, mricchetti@ati.com


75 Different Instruments and counting under consideration!



IJTAG (IEEE P1687) – Instruments under consideration

Alternate IDCode Register	crosstalk generation	Logic Analyzer	Supplying Match Values
Analog Mux Network	Current Control	O-Scope	Temperature Measurement
Assertion Checking	Current Measurement	Performance Monitors	Test Executive
BERT	Current Meter	PLL and clock configuration	Test Scheduling of Memory BISTs
Clock Divider and Chop Control	Data Analyzer	Power Control	Voltage Control
Clock Mode Control for Delay Test	Digital Mux Network	PRBS	Voltage Measurement
Clock Tree Gating	Enabling Breakpoint/Cycle Counters	Scanning in of Compare Signature	Voltage Meter
Configuration of Compactor Units	Enabling Compactor Diagnosis	Security	Waveform Analysis
Configuration of Decomp Units	Enabling Comparators	Selecting Trace Buffers/Watch Buffers	Waveform Generator
Configuration of external Memory BISTs	Enabling DMA	Selecting/Configuring Triggers	
Configuration of Functional Units	Enabling Scan Mode Configurations	Selection of a Scan Mode	
Configuration of internal Memory BISTs	Enabling Scan Safety Logic	Selection of DeCompression Units	
Configuration of Memory BISR	Enabling Scan Wrappers (TAMs)	Selection of Final vs Incremental Sig	
Configuration of MISRs	Enabling Single-Step Operation	Selection of Functional Units	
Configuration of Polynomials	Enabling/Configuring Data Collection	Selection of Logic BIST Units	
Configuration of STUMPS Channels	Enabling/Configuring X-Masking	Selection of Memory BISR	
Configure Clock Domains	Generic	Selection of Memory BIST Units	
Configure Input Pin Isolators	IBIST	Selection of Output Compactor Units	
Configure Pullup/Pulldown Resistors	Inter-domain Synchronizers	Signal Tapping	
Configuring Scan Wrappers	IO Parametric Adjustment	Single Step	
Control of ReSeeding	IOBIST	SSO	
Core Instrument Interface	IOWRAP	State Dump	

75 Different Instruments and counting under consideration!




- These instruments are needed for testing, debugging, yield improvement
 - IP companies do not want to be
 - Devoting huge resources to generic test structures
 - Writing programs to enable these test structures
 - Having to redesign the wheel
 - Debugging test structure that can be bought off the shelf




- Common, standardized internal test structures
 - Cost less to implement
 - Are less risky on 1st Silicon
 - Enable debugging tests
 - Result in better quality products
 - Enable faster yield learning
 - Result in even better quality products
 - Result in more defect-free systems
 - Create happier customers

- IEEE P1687 is the draft standard for access and control of instrumentation embedded within a semiconductor device
- It provides a standardized process that allows test systems to communicate with embedded instruments


- IEEE 1149.1 (JTAG) defines BSDL.
BSDL describes boundary scan in a chip




- IEEE P1687 (IJTAG) defines a language that describes internal test and debug structures




- TAP controller must have
 - 1687 host (1687-ifier)
- Each instrument must have
 - 1687 client
- Each instrument may contain
 - Instrument
 - Pipe
 - 1687 host
 - Any or all
- Each instrument may communicate one level up (interrupt) or one level down if it has both a 1687 client and 1687 host





IJTAG (IEEE P1687)




- Scan path location of registers is contained in a file based 1687 description language









Functional diagnosis – run functionals




Functional diagnosis – capture results



Functional diagnosis – scan out results





Functional diagnosis



Input LEF and DEF files


Output X, Y location for FA

- Using this standardized approach foundries can purchase off the shelf tools for memory yield improvement.
- Similar structures can be created for ATPG yield improvement, for functional vector debug, and for functional to test mode timing correlation




- FA result on 90 nm single bit speed failure

6-T SRAM Schematic



90 nm failure SEM Image



Bright spot showed electrical path from poly contact to vdd or “1”

- Determine requirements – what makes sense and what is doable
- Requires adoption of standardized TAP features and architecture that supports IJTAG (specialized instructions)
- Creation of standardized mechanism for high bandwidth data
 - External Instrumentation and synchronization
- Language based Instrument description
- Establishment of Language based Protocols for use
- Relationship to other standards

