

3D-IC Defect Investigation

Provisional Report of the IEEE P1838 Defect Tiger Team

July 5, 2012

Kenneth P. Parker, Editor

1. Introduction

This report is generated by the IEEE P1838 Working Group Tiger Team assigned to investigate 3D-IC defect mechanisms that may occur in individual die, and as die are stacked together. Once the defects are enumerated, then various Design for Test (DfT) technologies can be postulated for these defects, and the implications on how such DfT technologies should be accessed can be assessed.





Figure 1: Basic signal TSV in a die.

Three-dimensional IC technology uses “Through-Silicon Vias” (TSV) connections to link dies within a stack. On the bottom surface of a die, TSVs are exposed and have “micro-bumps” attached to them. Figure 1 shows a

13 simplified, schematic diagram (not to scale) of a single die with a TSV and micro-bumps. These micro-bumps are
14 later attached to micro-bumps on the top of a lower die and bonded electrically and mechanically. TSV protrude
15 from the bottom of a die and travel up through a substrate where they pass through the active circuit region of the
16 top of the die and then into the metal layer region. There, a connection to the metal layer may be made. The very top
17 layer of the die is a passivated, insulating layer. Other micro-bumps on the top of a die may be positioned at will
18 (including over TSV below the passivation. They may have a connection to the metal layer, and/or down to an
19 underlying TSV. The metal layers provide connectivity between circuit elements within the active circuit region, and
20 to TSVs and micro-bumps, for inter-die connectivity. The dielectric layer shown between the TSV copper and the
21 die substrate is very thin and does not materially increase the effective diameter of a TSV body. The “Keepout
22 Zone” (KOZ) is an area of the circuitry layer that should not contain active circuits. This zone is determined by the
23 mechanical tolerances that exist when drilling/etching and filling the TSV. It may also include an area where
24 stresses induced in the copper-silicon interface can interfere with stressed-silicon transistors. This area varies across
25 the range of TSV fabrication technologies and is potentially significant in size.


26 Note that the diameter of the micro-bumps is much wider than that of the TSVs, by a factor of (today) around
27 five to one. With 5 μm diameter TSVs, the micro-bumps are around 25 μm . But the achievable pitch of a dense
28 array of TSV-micro-bumps, is around 40 μm . This is shown in Figure 2. Note that the TSV copper and keepout zone
29 subtract from the area that can be used for active circuitry, but the micro-bump rests on non-circuit area and does not
30 subtract from usable area.



31 **Figure 2: Top view of TSV and micro-bump dimensions and pitch.**

32
33
34
35
36
37
38

39 There are other flavors of TSVs. One is a vertically stacked TSV-micro-bump pair intended for distributing
 40 power upwards in a stack of dies. An example is shown in Figure 3. The redundant connections between the TSV
 41 and the topside micro-bump are there to enhance current delivery. There may be a tap from the TSV to the metal
 42 layers if power is also being delivered to this die by this TSV.




43 **Figure 3: A power/ground TSV.**

44 The option to tap this TSV pathway into the metal layer offers the opportunity to use die circuitry to monitor
 45 the TSVs performance. Since the TSV is intended to pass power (it is a constant voltage conductor) we would not be
 46 able to stimulate/control it.

47 Such TSV structures may also be used for mechanical reasons, such as providing mechanical support or
 48 strength across an area of low TSV density, or for providing additional thermal conduction pathways. Internal
 49 defects in such TSVs are likely not a concern, but if such a TSV was close enough to a signal TSV, then if they
 50 shorted together, a larger capacitive load might be presented to the signal TSV. Thus, an engineering decision may
 51 be justified about adding control/observe capability into such a TSV.

52 Another flavor of vertical stacked TSVs comes from the case where signal distribution across several dies is
 53 required. An obvious example would be the TCK and TMS signals of 1149.1, if that standard was implemented in
 54 several stacked dies. See Figure 4.




55 **Figure 4: A passthrough signal TSV.**

56 The option to tap this TSV pathway into the metal layer offers the opportunity to use die circuitry to monitor
 57 and control the TSV for testing purposes.

- 58
- 59
- 60
- 61
- 62
- 63
- 64
- 65
- 66
- 67
- 68
- 69

70 When two dies are bonded together, the goal is to successfully connect all topside micro-bumps on the lower
 71 die with their associated bottomside TSV micro-bumps on the upper die. This is shown in Figure 5. The tin material
 72 is the “solder” that makes a low resistance connection between the copper surfaces between the two dies.
 73 The alignment process is crucial so that each bottomside TSV micro-bump properly connects to the topside micro-bump.




74 **Figure 5: Two dies bonded together at two TSV sites.**

75 Note that Figure 5 shows the location of a TSV in the upper die has the same XY coordinates as the mating
 76 micro-bump in the lower die. There are cases where a redistribution layer on the top die, or a passive interposer

77 between die, allow there to be different locations. The additional wiring of this mapping adds new opportunities for
78 shorts or opens to occur. This is omitted since they do not add new defects cases to our simplified model. Rather,
79 they add new members to open/short ambiguity sets.

80 Figure 6 shows a base die that uses classic wire bonding technology to connect to the device substrate. In this
81 case, the base die has topside micro-bumps to mate with a 2nd level die's TSV micro-bumps. More levels (not
82 shown) could be bonded atop this 2nd level die.

83 If the base die were flip-chip technology, then it would not use wire bonding to attach to the device substrate,
84 but would use package micro-bump technology and would be mounted face-down. This would mean the interface to
85 the 2nd level die would use TSVs from the base die rather than topside micro-bumps. The 2nd level die would
86 interface that to array of TSVs with topside micro-bumps also facing down.



87 **Figure 6: A base die wire-bonded to a device substrate, with one 2nd level die stacked on top.**

88 There are cases where dies may be stacked together using only micro-bumps, that is, without TSVs. In this
89 case two dies are stacked “face to face”. This is not believed to affect this defect analysis or implications on DfT.

90 2. 3D-IC Defects

91 The P1838 standard may ultimately supply the access mechanisms for testing in several situations:


- 92 • Pre-bond: Bare die before “thinning” that exposes TSVs.
- 93 • Pre-bond: Bare die after thinning and micro-bump deposition.
- 94 • Mid-bond: Stacked die assemblies as each new die is attached.
- 95 • Post-bond: Stacked die assemblies after the last die is attached.
- 96 • Final test: Finished 3D-ICs attached to printed circuit boards.

97 By examining the nature of defects and their context (for example, bare die before thinning), one can
98 determine what sort of test resources might be needed to detect them, which leads to DfT requirements and how
99 these resources are accessed. When a collection of such scenarios are to be targeted, then DfT ideally will have
100 sufficient capabilities to adequately address all of them. This chapter examines defects in TSV structures, while the
101 next chapter looks at how they could be tested.

102 2.1. Die-based defects

103 Die-based defects affect TSVs and micro-bumps, and are created during the drilling/etching and filling and
104 micro-bumping processes. We do not consider “ordinary” defects related to logic or metallization formation that are
105 unrelated to TSVs or micro-bumps, as it is understood these must also be tested using known test approaches. Refer
106 to Figure 1 for a defect-free TSV and Figure 7 for cases of physical defects and their electrical models.

107 In the defect-free case, the series resistance of the TSV (from top to bottom) is typically quite small, perhaps
 108 less than 10 milliohms¹, which means less than 10 millivolts of IR drop per ampere of current (dissipating 10 mW of
 109 power). Most TSVs should never conduct such a high current with the possible exception of power delivery TSVs.
 110 There is always some capacitance across the dielectric barrier to the substrate (see Figure 7A). This capacitance is a
 111 function of the TSV surface area surrounded by the substrate and the thickness of the dielectric.



112 **Figure 7: TSV defect-free model (A) and defects with models (B, C and D).**

¹ Here it is assumed that any choice of TSV metal has a low series resistance. If this is not true, then the model of a good TSV should be modified to contain a series resistance. In some defect models, this series resistance may also have to be added.

113 **2.1.1. TSV Dielectric Pin-hole defects.**

114 Pin-hole defects in the thin dielectric between TSV copper and the die substrate allow leakage current
115 to/from the TSV depending on respective TSV/substrate voltages. (See Figure 7B.) It has been observed that pin-
116 hole leakage magnitude may be temperature or time dependent, particularly if the thermal expansion coefficients of
117 the TSV are significantly different than the surrounding materials. If we assume the substrate is grounded, then pin-
118 holes leak to ground, but if the substrate is floating, then multiple TSVs with pin-holes can communicate current
119 among their respective TSVs. Also, depending on the conductivity of the substrate, there may be an effective series
120 impedance from the pin hole through the substrate to the destination of the leakage current. Note, the TSV-to-
121 substrate capacitance is effectively unchanged as the pin-hole is very small.

122 **2.1.2. Voids in the TSV copper body**

123 Voids in TSVs introduce resistivity (see Figure 7C) or a full open (see Figure 7D) and will have a voltage
124 drop across them. For power/ground TSVs this drop may compromise power delivery to other dies after stacking. It
125 can also introduce RC time delays in signal propagation paths. Full open voids may convert a conductive path to one
126 that is capacitively coupled. There can also be capacitive coupling to the substrate from the two segments of the
127 open TSV. Depending on the size of the open and its placement, the three capacitances may have different values.
128 Note also that for a resistive void, the equivalent path may be a resistor/capacitor pair in parallel.

129 **2.1.3. Shorts/opens between a TSV and metallization interconnect**

130 These shorts provide connectivity to the wrong metal path, and opens refer to compromised expected
131 connectivity. The connectivity of either short or open may be resistive. Normal connectivity should have very low
132 resistance (< 10 milliohms). Testing for these shorts and opens could be a side effect of testing the active circuitry
133 and metal layers.

134 **2.1.4. For post-thinned die, improperly formed TSV micro-bump targets**

135 Once a die has been thinned, exposing the TSV tips for application of the micro-bump targets (both copper
136 and tin), missing or malformed micro-bumps may lead to stacking defects later. Missing micro-bumps on individual
137 die are very difficult to sense without active probing but might be located with visual inspection. This is because
138 electrical means of testing would require stimulus/sense capability on each side of the micro-bump, but the active
139 electronic area exists on only one side.

140 **2.1.5. Improperly formed topside micro-bump targets**

141 Missing or malformed micro-bumps may lead to stacking defects later. Missing micro-bumps on individual
142 die are very difficult to sense without active probing (but could be located with visual inspection). This is because
143 electrical means of testing would require drive/sense capability on each side of the micro-bump, but the active
144 electronic area exists on only one side.

145 **2.2. Stacked die defects**

146 When one die is bonded to another, a potentially large number of bottom TSV target micro-bumps on one die
147 are aligned with top micro-bumps on another die, and then bonded (we've seen the word "soldered" here) such that a
148 low-impedance intermetallic copper-tin-copper interface connects each bond site. (See Figure 5.) As before, there
149 are a multitude of other defects possible in the circuitry and metallization that must be tested by conventional
150 methods and are not considered here.

151 **2.2.1. Die misalignment**

152 Misalignment causes centering errors on some, most or all of the bonding pairs. These errors may be small or
153 large depending on the nature of the misalignment. For example, a rotational error can cause increasing alignment
154 error as the distance from the center of rotation increases, with small radii causing minor alignment errors, and
155 larger radii causing pairs to completely miss each other (open connections). Also, nearby bonding sites may become
156 shorted.

157 A gross cause of misalignment may occur when the die to be attached is rotated +/-90 or 180 degrees from
158 normal. If a standard grid of micro-bumps is used, it is conceivable that TSV micro-bumps will bond with topside
159 micro-bumps, but the rotation will effectively scramble the connectivity. It is highly likely that such connections
160 will cause power-to-ground shorts that prevent the stack from being powered properly, preventing electrical testing.
161 If by some chance the stack could be powered, then it is highly unlikely that the test signal infrastructure from die to
162 new die would allow testing, as these signals would not be properly connected.

163 **2.2.2. Improper bonding**

164 Bonds may not occur due to processing issues, leading to opens or resistive opens. Undiscovered die defects
165 may be a cause, for example, missing or malformed micro-bumps. Incomplete bonding may also introduce defective
166 (resistive) connectivity. Opens may also have a significant capacitance connecting the two otherwise isolated
167 surfaces.

168 **2.2.3. Shorts between adjacent bonding sites**

169 Shorts can be caused by misalignment, or by extrusion of the tin metal during bonding such that a nearby
170 micro-bump is contacted. This may be a short or a resistive short.

171 **2.2.4. Stacking incorrect die.**

172 This could happen, but it is unlikely that the matchup between bonding sites would be sufficient to perform
173 meaningful tests. For example, power delivery from the lower die to the upper (new) die might not fortuitously
174 allow the new die to receive proper power. It is even less likely that enough pathways would be completed unless
175 they were always situated in standardized layouts for all the potential die that could be stacked. People do worry
176 about nefarious substitution of counterfeit die where the bonding might well be successful and the problem is in
177 detecting the substitution of die. This is not considered here.

178 **2.2.5. Latent stacked die defects**

179 Defects that are activated by stimuli that occur or accumulate after stack assembly and test are called “latent”
180 defects. Several types and their causes have been identified:

- 181 • Interdie bonds may be damaged by thermal cycling which induces warping across the die. If one die
182 expands more than its bonded neighbor, this can stress die bonds, causing breakage (opens) or resistive
183 connectivity. This may also lead to intermittent connections, and could affect a cluster of connections in
184 an area, leading to multiple defects.
- 185 • Vertical expansion of copper TSVs may change their lengths. Thermal expansion may be the cause, and
186 the amount of expansion may be variable between TSVs due to their proximity to a heat source. As
187 heating varies, the amount of expansion may vary in time. The net effect is for an expanding TSV to
188 “pump” against the next die, giving local stress to nearby TSVs that do not undergo expansion. This can
189 lead to breakage or tearing of die bonds, leading to opens, or resistive connections. Multiple defects in a
190 local area may result.

191 Latent defects are of concern in that they may occur after the manufacturing test step(s), perhaps even in final
192 application environments. The possibility of multiple defects may also complicate test, where assumptions of single
193 defects (or at least those not spatially correlated) may have played a part in the development of the test. This can
194 confound the diagnosis process.

195 **2.3.Finished 3D-ICs attached to boards**

196 Finished 3D devices are attached to boards using familiar solder-paste and reflow processes. The defects that
197 may occur are the well-known PCOLA-SOQ types. The P1838 stated philosophy (to date) is for there to be a
198 Boundary Scan-based capability at least at the base die level to support board tests after finished 3D-ICs are attached
199 to the board. Additional testing for advanced functionality, for example, utilizing concepts in development by the
200 P1687 effort, are anticipated, but not yet developed.

201 Boundary Scan test of attached devices is not fool-proof, and care should be taken that the implementation of
202 the 1149.1 standard is capable of detecting shorts and opens, as well as types of resistive shorts and opens.

203 **3. Test Scenarios**

204 In this chapter, testing of TSV and micro-bump defects is considered. These are categorized into scenarios
205 that reflect the challenges that are seen at various manufacturing stages. For example, finding defects on single die
206 will be accomplished differently than testing dies after stacking them together. Since yields will need to be
207 optimized, it is unlikely that testing would be deferred until the 3D assembly is finished – testing along the way will
208 help prevent the waste of good assemblies that are subsequently bonded to bad dies, or defectively bonded to
209 otherwise good dies.

210 We assume that there is little chance for repair once a die or stack is damaged – the difficulty in “undoing” a
211 step and removing a defect is quite high. So, it behooves industry to strive for good die, good attachment processes,
212 and the ability to discover problems as quickly as possible rather than after several more steps are completed.

213 Back at the opening of Chapter 2 a number of testing situations are enumerated. Basically, they are pre-bond
214 testing of individual die, and post-bond testing of two or more dies, as partial or finally completed assemblies. The
215 incremental nature of testing 3D-ICs as more dies are applied is somewhat different than typical board testing. In
216 board testing, most devices are attached to the board the first time it is tested for manufacturing defects. Those that
217 are not may be optional devices (like extension memory) or they are socketed devices that are installed later and
218 tested in a more functional fashion. The test plan for such a board takes missing devices into account, such that
219 testability features such as Boundary Scan will still facilitate testing of what is there. In 3D testing, we see more
220 incremental bonding steps, and each new bonding step adds a new die-to-die interface to be tested, although it may
221 be important to verify that a given step has not introduced defects into previously tested interfaces. Thus, how we
222 organize testing into logical groupings is important.


223 3.1. Testing with physical probe access

224 This section discusses the merits and challenges of physically probing devices.

225 3.1.1. Base die

226 The base die is differentiated from upper dies in that it has bonding wire pad sites, most likely around its
227 perimeter. These sites are much larger than TSVs and are conventionally accessed with “probe cards” that have
228 springy probing needles that are brought into contact with the bonding wire pads. These probes supply power and
229 may touch all the other bond wire pads. If so, then a full Boundary Scan test can be executed to prove that each
230 signal bond pad has independent observability and/or control, since the base die is envisioned to have 1149.1
231 support for later board testing support. The tester driving the probe card would backstop the Boundary Scan test
232 providing complementary resources to prove the die worked with respect to bonding pads.

233 However, on that same surface there could be TSV topside micro-bumps. These could be very numerous and
234 have a notably smaller pitch and may or may not be fully accessible. Perhaps only some fraction is accessible due to
235 pitch limitations. In such case a fine-pitch array of micro-bump probes would likely be used, with some of those
236 contacting bond wire pads sites as they look like oversized micro-bumps. (See Figure 8.) The 1149.1 EXTEST
237 instruction could be used to prove the bond wire pads are operational. But the micro-bump DfT resources should
238 probably be accessed independently, as this resource will be needed later to conduct post-bond testing to an upper
239 die. Note that since the probes are connected directly to a tester with some set of test resources, which will
240 determine what type of testing can be conducted with the micro-bumps. For example, the tester could measure the
241 current flow of digital 0/1 states at each micro-bump. A more capable tester might be able to apply a precision load
242 to each micro-bump to stress the connection and thus look for unwanted path resistance. Some test equipment might
243 be able to measure substrate leakage or even capacitance. When physical access is available, there are choices
244 directly attributable to the capabilities (and expense) of the tester hardware. So, we have postulated two test
245 scenarios for the base die, 1149.1 EXTEST for the bond pads, and some independent instruction that works with the
246 topside micro-bumps, perhaps much like EXTEST as well. These allow the separation of testing requirements. A
247 question: what should micro-bump DfT pads be doing while EXTEST is in place? Should the micro-bumps be
248 disabled? Should this be a choice exercised by design or hard-wired?




249 Figure 8: Base die with bond wire pads and micro-bumps.

250 Next, the base die can be mounted and bond-wired into its device package, in preparation for subsequent
251 stacking (see Figure 6). This assembly could be tested on another fixture that only interfaces to the ball grid array on
252 the package. Again, Boundary Scan tests can check out all the bond wiring for defects. This same fixture could also
253 be used to test the assembly after each new die is attached, if all post-bond attachments are tested solely by non-
254 physical access means.

255 3.1.2. Non-base die

256 When there are TSVs and micro-bumps on both sides of the die, then the question of access gets more
257 complex. Here, none of the possible probe points is as large as a bond-wire pad so probing pitch is more difficult.
258 (See Figure 9.) The next question is which side should be probed, or, is it possible to probe both at the same time,
259 with a “clamshell” fixture.



260 **Figure 9: Non-base die with signals and pass-throughs.**

261 Clamshell fixtures are in use for board test, but even at the far-larger pitch of board test probing, the
262 clamshell design introduces registration complexity and cost. Such a concept may be untenable for 3D-IC probing,
263 at least for cost-sensitive applications, for the foreseeable future. The clamshell approach would have obvious
264 advantages; for example, it would allow direct ohmic measurements of passthrough vias.

265 If a clamshell is not possible, then the DfT could be set up to work either interface (top versus bottom) in
266 succession and use two fixtures. This certainly could double the test fixturing cost, but might improve yields if more
267 defects were discovered before die bonding. If only one test fixture can be afforded, which should it be? That might
268 depend on the yield of the topside versus bottom side structures. If TSV formation is more challenging, then bottom
269 side probing might be the better choice. In any case, the ability to focus on one interface at a time would help with
270 die testing on a fixture, and later provide ½ of the interface test capability when the next die is bonded on.

271 The number of TSVs and micro-bumps and their pitch may put practical limits on how many can be
272 accessed. If any of these cannot be accessed, it may still be possible to find certain defects. For example, if bottom
273 side access is missing to certain TSVs, then opens and voids may not be testable (depending of the DfT resources
274 available) but shorts to other TSVs can be tested given the right DfT resources.

275 3.2. Testing without physical probe access

276 This section focuses on testing without physical probe access – beyond that minimum access required to
277 connect to the basic DfT resources (such as a TAP) and also power/ground connections. One obvious case would be
278 you have a tested base die (but no upper die yet) mounted onto a package substrate. The substrate provides standard
279 ball-grid connectivity to a conventional IC tester socket. But, all TSVs and micro-bumps are inaccessible to probing.
280 Only on-die DfT is available to support testing.

281 3.2.1. Base Die

282 Perhaps no bare-die test of TSVs and micro-bumps is feasible. Then a base die may have to be packaged and
283 bonded (but not sealed) to its package substrate. This package can be placed on a conventional IC package tester
284 socket. All the package I/O can be tested with the combination of tester channels and 1149.1 EXTEST resources
285 working in concert. The topside micro-bumps, using an independent test instruction (something like EXTEST
286 focused on topside interface) could be used to look for shorts among the micro-bumps. Open or resistive micro-
287 bumps (or missing micro-bumps) could not be tested. These must wait for the bonding of the next die.

288 3.2.2. Die-to-die interfaces

289 Given the base die is tested as completely as possible, then the next die can be bonded atop it. This connects
290 the next die power/ground paths and also enabled access to the DfT in the next die. The bonding of this interface
291 now allows resources in the base die to coordinate with resources in the next die to work across the interface
292 boundary. If a topside test instruction in the base die is invoked, and a complementary bottom side instruction in the
293 next die is coordinated with it, then a variety of test (limited by the DfT specifications) can be exercised across the
294 interface. An obvious candidate is something like EXTEST to look for shorts and opens in the interface
295 connectivity, on all connections in parallel. Additional DfT capability could be provided to look for ranges of
296 resistive shorts/opens, if those are deemed important defect mechanisms. This capability might not be able to work
297 on all the connections at once, so it might have to be a one-path-at-a-time serial process, again depending on the
298 implemented DfT capability.

299 3.3. Hybrid tests

300 A “hybrid” test combines the resources needed for testing without probes (section 3.2) with some number of
301 additional resources commonly associated with probed testing. Think of it as probed testing with access to the
302 package interface (perhaps limited to power/ground and TAP port pins) and some number of additional tester
303 resources contacting TSV micro-bumps on some upper level die that is currently the “top” die. In this model there
304 could be two approaches; first, a classic probe fixture is positioned over the top die and pressed into contact. In a
305 second, a micro-sized version of a flying probe tester is applied which can contact perhaps 2 or 3 additional points,
306 but these can be selected and changed over time to achieve testing goals. Clearly there are significant mechanical
307 engineering challenges here, but if there is a good testing benefit, maybe that pays for this engineering.

308 4. Test Facilities

309 This chapter examines some test facilities that could be used to detect and help isolate specific defects. As
310 before, this examination is focused on the new test problems introduced by 3D stacking and assumes that we still
311 have to test for circuitry and metallization defects in die as before.

312 This chapter is split into a discussion of die-level facilities that would be used during pre-bond testing. The
313 second part looks at the facilities needed for post-bond testing. In some cases it may be obvious that some facilities
314 apply to both testing situations, and this would be useful, resulting in potential cost savings.

315 4.1. Die level facilities

316 This section looks at what defects can be tested before die bonding happens.


317 4.1.1. Pin-hole defects

318 A pin-hole defect introduces a leakage path for current from TSV to the substrate. Here we assume the
319 substrate is grounded, but that it may have a substrate impedance large enough that it cannot be neglected. This
320 gives a general model shown in Figure 10. This model includes the pin-hole resistance R_P and the substrate
321 resistance R_G . The capacitance of the TSV body to the substrate, C_S , is also shown. In some test cases, this
322 capacitance may be a factor. Here we think of relatively slow (almost DC) measurements where the effects of the
323 capacitor charging or discharging are negligible. Care must be taken to re-examine this assumption from time to
324 time to make sure it is valid.

325 This model also assumes that there are no other TSV defects present – meaning the series impedance from
326 top to bottom is negligible and is not included in the model.


327 The active circuitry of the die can be connected by metallization to the top of the TSV. We postulate a simple
 328 test facility composed of a simple driver with a selector control that may choose one of some small number of driver
 329 strengths – that is, it can modulate the impedance of the driver between its output and a positive voltage source V (or
 330 ground). This is shown in Figure 11A.

331 Along with the driver is a comparator which monitors the driver output by comparing it to a threshold
 332 voltage that can be selected. At this point no detail is given about how this threshold is provided or selected. It could
 333 be a single wire with an analog voltage on it, or it could be one or more digital control wires that select a reference
 334 voltage inside the comparator. This is immaterial to the present discussion.



335 **Figure 10: General equivalent circuit of TSV pinhole leakage.**

336 The output of the comparator is a single bit “Hi/Lo” which indicates if the driver’s voltage is above/below
 337 (1/0) the selected reference voltage. Then, Figure 11B gives a modified model of the test setup where a positive
 338 voltage is connected to ground via the driver resistance RS, through the pin-hole impedance RP, through the
 339 substrate resistance RG and finally to ground. An equation for the voltage VP is shown. The voltage VP is what the
 340 comparator measures against the selected threshold.




341 **Figure 11: Test facility (A) and equivalent circuit (B) for testing a TSV pin-hole.**

342 The goal of this facility it to allow some relatively crude but meaningful measurement of the value of RP. If
 343 there is no pin-hole defect, then RP is effectively infinity and the ratio of the two resistance sums is effectively 1.0


344 and thus V_P will equal V . When a pin-hole defect occurs, this gives a lower value of R_P and the ratio declines,
 345 reducing V_P . A chart of some V_P curves is given in Figure 12. (Note the binary log scale on the horizontal axis.) A
 346 second chart in Figure 13 shows the same family of curves, but with substrate resistance R_G reduced from 20 to 2
 347 ohms.

348
 349



350 Figure 12: Chart of V_P versus R_P for some values of R_S (with $R_G=20$ ohms in all cases).

351



352 Figure 13: Chart of VP versus RP for some values of RS (with RG=2 ohms in all cases).

353 Examining Figure 13 if we had two threshold voltages, 0.3 and 0.7, we can run tests with various selections
 354 for RS and see the following table of possible results:

355

RS in ohms (note RG = 2)	For Vthreshold 0.3 volts	For Vthreshold 0.7 volts
	Hi/Lo compare fails (0) when RP is:	
10	< 2 ohms	< 24 ohms
20	< 7 ohms	< 45 ohms
40	< 15 ohms	< 100 ohms
80	< 32 ohms	< 180 ohms
160	< 64 ohms	< 400 ohms


356

357 This table show how repetitive testing with a selection of settings for RS and Vthreshold can determine a
 358 value of pin-hole impedance RP to some level of accuracy. In normal testing one might only want to run a single
 359 drive level and one Vthreshold level as a go/no-go test, since a value or pin-hole impedance below some critical
 360 value (say 100 ohms) may be considered to be too much leakage. For the purposes of characterization of pin-holes,
 361 subsequent tests using more drive levels and thresholds may be worth the time.

362 It is possible, given programmable drive and threshold levels, to test for TSV pin-holes in parallel, if RG is
 363 sufficiently low to keep interactions between TSVs low. Each TSV could be given independent control of the drive
 364 level and threshold, at the cost of additional circuitry. Or, all could share the same selection circuitry meaning all
 365 would execute test steps with the same selections. Then it might be necessary to run more selections and then sort
 366 out the TSV results if there was some expected variability among them – for example, some are allowed to leak
 367 more than others.

368 4.1.2. Opens inside TSVs

369 TSVs in die may have opens within them. Then the model in Figure 14 shows how the connectivity from the
 370 top of the TSV to the bottom is modified.



371 **Figure 14: Model of a TSV open.**


372 If we have probing access to the bottom of the TSV, we could use the same driver/comparator circuit in
 373 Figure 11A to stimulate the TSV. The access probe could be simply grounded. If there was a conductive path, then
 374 the driver would not be able to drive the TSV high (indicating connectivity, meaning the test passed). If there was an
 375 open, then with a small delay, the TSV could be driven high. The delay would be a function of the driver's
 376 impedance and the capacitance to the substrate via the three capacitances shown. The delay would likely be quite
 377 small. Such a test could be run on many TSVs in parallel, for those that have probe access.

378 If the open was not complete, that is, it was resistive, then there would be a resistive DC path to the access
 379 probe. This would form a voltage divider much like that exploited in section 4.1.1, and using combinations of driver
 380 impedance and voltage thresholds, the amount of resistance could be measured to some degree of accuracy based on
 381 the selection of driver impedance and comparison thresholds.


382 Without an access probe to the bottom of the TSV, it would be more difficult to determine if there was an
 383 open. Experiments could be run with putting transitions on the driver (with varying impedances). The comparator
 384 would see these same transitions delayed in time due to the RC constant of the driver impedance and the open
 385 capacitance to the substrate. The amount of delay could be very small. This is quite reminiscent of typical delay tests

386 **4.1.3. Classic shorts between TSVs and/or micro-bumps**

387 Consider two micro-bumps that are close enough to experience a shorting defect. If each micro-bump had the
 388 same driver/comparator circuit in Figure 11A, then at the pre-bond test stage the testing circuit in Figure 15 would
 389 exist, where a short is shown as a resistance that could be close to zero ohms, or it could be a resistive short. One
 390 driver would be driving a high voltage and the other a low voltage, with selectable on-resistance. Further, both
 391 comparators are available with programmable thresholds. Then Figure 15 shows how two micro-bumps can be
 392 stimulated to opposite states with an unknown shorting resistance R between them. Figure 16 gives an equivalent
 393 circuit for the test.




394 **Figure 15: Test facility for testing two shorted micro-bumps.**



395 **Figure 16: Equivalent circuit for shorted micro-bump test.**

396 Figure 17 then shows a chart for the behavior of this circuitry, which needs some explanation. Two groups of
 397 5 traces each are plotted. Five are for VP1, on the drive-high side (micro-bump 1) of the short, and these are given
 398 labels like “RDrvHi=10” which means the micro-bump 1 driver has 10 ohms to the +V voltage. The second group of
 399 five traces are labeled like “RDrvLo=160, which means the micro-bump 2 driver has 160 ohms to ground. Note in
 400 all cases, *both* drivers are using the same resistance setting – that is, we don’t expect individual control of each
 401 driver’s impedance, so the traces should be considered in pairs, for example, RDrvLo=20 is paired with RDrvHi=20.
 402 So, all the micro-bump 1 drivers start in the vicinity of 0.5 volts (for very low short impedance) and more upwards
 403 to near 1.0 volts for high short impedance. The same is true for the micro-bump 2 voltage, except it trends lower
 404 with rising short impedance.

405 Now, assume that both comparators are sharing the same Vthreshold selection. This means if the threshold is
 406 set above 0.5 volts, then only the five traces for micro-bump 1 will be able to pass/fail depending shorting
 407 resistance. The micro-bump 2 voltage will always be below that threshold and show a Hi/Lo result of for any
 408 shorting resistance. The same situation will appear with micro-bump 1 and micro-bump 2 reversed in results, when
 409 the threshold is set below 0.5 volts. This is to say, only one of the two micro-bump comparators can give meaningful
 410 results.



411 Figure 17: Chart of the voltages at VP1 and VP2.

412 So, picking the micro-bump 1 comparator, set the threshold to (say) 0.6 or 0.7 volts. Then the next table
 413 gives test results:

Driver (both hi/low) impedance in ohms	For Vthreshold 0.6 volts	For Vthreshold 0.7 volts
	Micro-bump 1 Hi/Lo compare fails (0) when short resistance R is:	
10	< 4 ohms	< 15 ohms
20	< 10 ohms	< 30 ohms
40	< 20 ohms	< 65 ohms
80	< 50 ohms	< 100 ohms
160	< 95 ohms	< 600 ohms

414
 415 This demonstrates the ability to detect shorts that have a range of impedance which can be estimated by
 416 running several passes of the test with varying driver strength and comparison thresholds.

417 4.2. Post-bond facilities

418 After two dies are bonded together, we have resources at the topside micro-bumps of the lower die, and at the
 419 top of the TSVs in the upper die. Assuming we start with the base die and put the next mid/upper die upon it, we
 420 have the structure in Figure 6. The two dies can cooperate to perform tests. It is assumed that we have at least
 421 enough test access to the base die to provide power and to manipulate the on-die test resources, for example, a TAP.

422 4.2.1. Classic shorts/opens between TSVs

423 The bonding process may produce shorts between adjacent TSVs, for example, due to a small registration
 424 defect, or extrusion of tin metal that bridges between TSVs. The short could be very low impedance, but could have

425 an elevated impedance if the connection is marginal. The process used in section 4.1.3 would be sufficient to
 426 discover such shorts. It would also be possible to test many TSVs in parallel if we have the ability to control groups
 427 of TSV and micro-bump resources in concert. Basically, we could implement an EXTEST-style test capacity at an
 428 individual upper or lower interface. Again, the drive impedances and compare thresholds could be shared rather than
 429 individually controlled. This would allow for a mass test of TSVs for resistive shorts and a crude estimation of their
 430 magnitude.

431 **4.2.2. TSV opens and resistive connections**

432 A bond from the lower to upper die at an interface could be open, or resistive. For example, a defect that
 433 omitted a micro-bump, or, an untested open within a TSV could now reveal itself. In this case, topside micro-bumps
 434 in the lower die can be driven to a voltage, and the top of the connected TSV in the upper die can be driven to a
 435 different voltage. If there is no connectivity (an open defect) then both drivers would achieve their intended voltage
 436 which could be observed by the related comparators, indicating “fail”. If good connectivity was achieved, then, just
 437 as for the test for shorts used in section 4.1.3, one of the comparators would fail (which means “pass”). Again by
 438 manipulating drive impedances and compare thresholds, marginal connectivity values could be estimated, and this
 439 type of testing could be done on many TSVs in parallel.

440 **5. DFT resources**


441 This study has postulated some test circuitry (such as in Figure 11A) and some simple implementations are
 442 shown next for the purpose of estimating the circuitry cost of such resources. FET-type transistors are used.

443 **5.1.A selectable impedance driver**

444 Part A of Figure 18 shows a very simple driver that could be used to drive a TSV or micro-bump. Part B
 445 shows two additional stages of drive that can be enabled with two select signals.

446 *NOTE: The circuitry in Figure 18 is conceptual, for illustration purposes, and not a recommended design.*

447 When either or both stages are enabled, the driver impedance goes down. If, for example, each FET had a
 448 200 ohm on-resistance, then the driver could have these impedances for the Select 1/2 lines having values of 00, 10,
 449 01, and 11: 200 ohms, 100 ohms, 66 ohms and 50 ohms respectively. Obviously, other values (or more values) can
 450 be implemented. Note that when the select lines are both 0, then the six added transistors are all off, minimizing
 451 their current drain and loading effects.



452 **Figure 18: A conceptual driver (A) and a driver with 4 selectable drive impedances (B).**

453 So, one could replace the TSV/micro-bump drivers in part A with the selectable impedance driver in part B,
 454 or, they could both be connected to the TSV/micro-bump, with only one being enabled depending on whether we are
 455 testing or operating normally. This might be necessary if the mission mode driver needs special characteristics
 456 incompatible with being part of a merged design. Note that the variable impedance driver does not need to have

457 special properties such as the ability to transition very quickly, as testing operations are likely to be lower-speed.
458 Small transistors may be used to save space, reduce loading, etc.


459 5.2.A selectable threshold comparator

460 Figure 11A also shows a threshold comparator with a selectable threshold. Two choices for implementing
461 this capability are considered as depicted in Figure 19.

462 *NOTE: The comparator circuitry in Figure 19 is conceptual, for illustration purposes. The actual design is*
463 *beyond the scope of this discussion.*

464 First, an analog signal generated on-die could be routed to each comparator's negative input at a die interface
465 (lower TSV or upper micro-bump). This would be a centralized resource shared by all the interface comparators so it
466 could be fairly capable, generating a range of voltages. Second, at each comparator, a local threshold level could be
467 generated, with individual control provided by a small local register. An alternative might be a hybrid of these
468 choices, where there are several on-die threshold generators that are then distributed to groups of comparators,
469 which might be useful if there are several "families" of logic levels in use on the die.

470
471




472 **Figure 19: Two choices of threshold generation used by voltage comparators.**

473 Note that the comparator and voltage generator might have an on/off control that removes them as power
474 consumers when not needed for testing (not shown).

475 5.3.A way of controlling/monitoring the DFT resources

476 Figure 20 shows a portion of a TSV on a die (part A) and how DFT resources with control and observation
477 capability might be added in part B. (The control and observation are patterned after that given by 1149.1.)



478 **Figure 20: TSV (A), and modified with added variable driver, variable compare and control/observe capability (B).**

479 Note that the original mission driver has been changed to have an enable input, so it can be shut off during
 480 testing. That control is shared (in this figure) with an enable for the test driver such that both are mutually exclusive.
 481 At the cost of another boundary register cell, they could be made independent.

482 **5.4.A quick look at DFT area cost**

483 The defect tiger team examined the cost of DFT in terms of circuit area needed in the vicinity of TSVs and
 484 micro-bumps. As is typically true in modern ICs, the total area cost of DFT across an entire IC is usually minimal.
 485 Using Boundary Scan (1149.1) as an example, the area consumed by the TAP, instruction register and decode,
 486 bypass register, idcode register and several boundary register cells per I/O pin is small for typical ICs.

487 By polling several IC companies, we found that a typical 1149.1 “BC_1” cell design takes about 14 um^2 area
 488 (for a 40 nanometer IC process). A given I/O pin in an IC might need between 1 and 3 such cells, but compared to
 489 the size of the I/O pad design, this can be a small percentage of the area. TSVs are much smaller than normal I/O
 490 pins. There is some question whether they still need electrical static discharge protection circuitry (which we have
 491 assumed is not needed). TSVs and micro-bumps may be limited (for now) to a 40 um pitch (or 1600 um^2) as shown
 492 in Figure 2. A dense array of TSVs could look like what is shown in Figure 21, where each TSV/micro-bump pair
 493 has a pink-shaded DFT addition (a BC_1-equivalent). The TSV copper area for 2.5 um radii is 19.6 um^2 . What is
 494 quite variable is the area of the Keep Out Zone (KOZ) and we don’t have numbers for it. Neglecting KOZ area, we
 495 see that at 40 um pitch, the 40×40 area which contains both the TSV copper and a single BC_1 cell, we have “lost”
 496 43.6 um^2 or about 2.7% of the circuitry area. The TSV/DFT area of Figure 20B would be $19.6 + 2 \times 14 = 47.6 \text{ um}^2$,
 497 plus the added area of the variable driver and variable comparator.

498 We have no feeling today about what the size of this DFT circuitry might be needed. If, as we have shown, a
 499 variable strength driver and some form of variable threshold receiver is needed at most TSVs and micro-bumps, then
 500 this will consume available silicon area in the vicinity of same. Some number of controlling cells (a’la BC_1) would
 501 also be needed to enable and drive/observe these resources. The parameters needed for selecting drive strength or
 502 compare thresholds could be shared across many TSVs and micro-bumps. The number of strength or threshold
 503 levels would be a design criteria (consuming more area for more flexibility). It should be emphasized that both the
 504 variable driver and variable comparison should be kept as simple as possible for the needs they should fulfill. They
 505 only support low-speed test functions and need not have complex features, unless they are actually functionally

506 merged with the system circuitry, which could be yet another strategy. Note too that an upcoming revision of the
507 1149.1 standard makes provisions for selecting analog parameters found in some of today's device drivers and
508 receivers. That is, the device's function may have some programmable pin features; these could be re-used during
509 testing to provide programmable test drive and receive thresholds.

510 Clearly, if the pitch of TSVs were tighter, the fraction of area consumed by TSV/DFT would rise commen-
511 surately, and of course, for smaller processing technology (below 40 nm) less area would be consumed by DFT. But
512 if the total area consumed with dense TSV arrays is a smaller part of the total die area, then the main concern is for
513 the DFT part of the area per TSV be able to fit and not displace too much area desired for mission circuitry. This
514 will have to be analyzed each time, taking into account TSV pitch, size of DFT circuitry (taking into account options
515 like those seen in Figure 19) and the KOZ area for that process technology.

516

517

518


519

520

521

TSV Array with TSV DFT (A) and Bump DFT (B)
2.5 um radius copper, 40 um pitch with bumps of 12.5 um radii

3x3 TSV at 10 um pitch array area is 14,400 um²
TSV copper plus 2 BC_1 @14 um area 47.6 um² each,
(does not include KOZ) times 9 is 428 um²



522 **Figure 21: Dense array of TSVs or micro-bumps.**

523 **6. Defect detectability summary**

524 The following table (with notes) summarizes what defects can be tested, pre- and post-bond. Tests can be run
 525 in parallel in most cases, although testing can focus on parallel go/no-go or serialized multi-threshold and multi-
 526 strength strategies for more accuracy.

527 If postbond testing is performed after each die is attached, then it will probably be a good idea to focus test
 528 capability on each interface layer, such that the bottom micro-bump layer of the topmost die is cooperating with the

529 top micro-bump layer of the next die down. Using 1149.1-like nomenclature, we might want to have a
 530 “EXTEST_TOP” and “EXTEST_BOTTOM” instruction that allow this test coordination across a bonding interface.
 531 Conceivably you might also want to test multiple interfaces at one time in a stack (for throughput) and that would
 532 use an “EXTEST_BOTH” instruction.

533

Pre or Post Bond	Defect	Testable?	Notes
Prebond	Pin Hole	Yes	1, 2, 3
	Opens in TSV	No (see postbond)	4, 5
	TSV-TSV or Micro-bump-Micro-bump Short	Yes	1, 2
Postbond	Pin Hole	Yes	6
	Opens in TSV	Yes	1, 2
	TSV-TSV or Micro-bump-Micro-bump Short	Yes	1, 2
	TSV-Micro-bump opens	Yes	1, 2

534 Notes:

- 535 1. May test multiple cases in parallel.
- 536 2. Using multiple drive strengths and thresholds, can home in on a resistance value measurement.
- 537 3. Adjacent pin holes may interact via common substrate resistance.
- 538 4. No practical DC test available (without external contact).
- 539 5. If an external fixture can contact the bottom micro-bump of a TSV, then an open can be sensed,
 540 even if the external fixture can only provide is a ground point. The “NO” answer holds when such
 541 contact is not possible.
- 542 6. Only use TSV driver, turn off micro-bump driver in other dies. Assumes no micro-bump leakage to
 543 ground.

544