

Project	IEEE 802.16 Broadband Wireless Access Working Group < http://ieee802.org/16 >
Title	BLDPC coding for OFDMA PHY
Date Submitted	2004-04-28
Source(s)	Panyuh Joo, Seho Myung, Jaeyeol Voice: +82-31-279-5096 Kim, Gyubum Kyung, Hongsil Jeong, Fax: +82-31-279-5130 Kyungcheol Yang, DS Park, Jeho Jeon mailto:panyuh@samsung.com Samsung Electronics
Re:	Reply comments 371 for the sponsor re-circulation Ballot
Abstract	Enhanced LDPC coding scheme
Purpose	Supporting text and contribution for Reply comments of comments 371
Notice	This document has been prepared to assist IEEE 802.16. It is offered as a basis for discussion and is not binding on the contributing individual(s) or organization(s). The material in this document is subject to change in form and content after further study. The contributor(s) reserve(s) the right to add, amend or withdraw material contained herein.
Release	The contributor grants a free, irrevocable license to the IEEE to incorporate material contained in this contribution, and any modifications thereof, in the creation of an IEEE Standards publication; to copyright in the IEEE's name any IEEE Standards publication even though it may include portions of this contribution; and at the IEEE's sole discretion to permit others to reproduce in whole or in part the resulting IEEE Standards publication. The contributor also acknowledges and accepts that this contribution may be made public by IEEE 802.16.
Patent Policy and Procedures	The contributor is familiar with the IEEE 802.16 Patent Policy and Procedures (Version 1.0) < http://ieee802.org/16/ipr/patents/policy.html >, including the statement "IEEE standards may include the known use of patent(s), including patent applications, if there is technical justification in the opinion of the standards-developing committee and provided the IEEE receives assurance from the patent holder that it will license applicants under reasonable terms and conditions for the purpose of implementing the standard." Early disclosure to the Working Group of patent information that might be relevant to the standard is essential to reduce the possibility for delays in the development process and increase the likelihood that the draft publication will be approved for publication. Please notify the Chair < mailto:r.b.marks@ieee.org > as early as possible, in written or electronic form, of any patents (granted or under application) that may cover technology that is under consideration by or has been approved by IEEE 802.16. The Chair will disclose this notification via the IEEE 802.16 web site < http://ieee802.org/16/ipr/patents/notices >.

8.4.9.2.4 Low Density Parity Check Code (optional)

8.4.9.2.4.1 Code Description

The fundamental LDPC code is a systematic linear block code with (N_c, N_k) , rate = N_k / N_c where N_c is length of code and N_k is information bit size. There is some code definition for the system and variety code rates may be constructed for good code performance for each code rate. Changing the consistent matrix size accommodates varying data field lengths. Explanation about consistent matrix is in Packet Encoding section.

8.4.9.2.4.2 LDPC encoding

In a general analysis, an (N_c, N_k) LDPC code has N_k information bits and N_c coded bits with code rate $r = N_k / N_c$. The parity-check matrix H is of dimension $(N_c - N_k) \times N_c$, and it defines a set of equations. For simplicity, let us put $N_c - N_k = N_p$, where N_p denotes the number of parity bits.

We can get relation parity check matrix H between codewords v as belows

$$H \cdot v^t = 0 \tag{1}$$

for all codewords v .

An example parity-check matrix is shown below for an LDPC code (8, 4) as well as the expanded parity-check equations

For efficient encoding of LDPC, H are divided into the form

$$\begin{bmatrix} H_1 & H_2 & H_3 & H_4 \\ H_5 & H_6 & H_7 & H_8 \\ H_9 & H_{10} & H_{11} & H_{12} \\ H_{13} & H_{14} & H_{15} & H_{16} \end{bmatrix} \tag{2}$$

where H_1 is $\begin{bmatrix} 1 & 0 & 0 & 0 \\ 0 & 1 & 0 & 0 \\ 0 & 0 & 1 & 0 \\ 0 & 0 & 0 & 1 \end{bmatrix}$, H_2 is $\begin{bmatrix} 0 & 1 & 0 & 0 \\ 0 & 0 & 1 & 0 \\ 0 & 0 & 0 & 1 \\ 0 & 0 & 0 & 0 \end{bmatrix}$, H_3 is $\begin{bmatrix} 0 & 0 & 1 & 0 \\ 0 & 0 & 0 & 1 \\ 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 \end{bmatrix}$, H_4 is $\begin{bmatrix} 0 & 0 & 0 & 1 \\ 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 \end{bmatrix}$, and finally, H_5 is $\begin{bmatrix} 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 \end{bmatrix}$. Further, all these matrices are sparse and H_1 is lower triangular with ones along the diagonal.

Let $v=(u, p_1, p_2)$ that u denotes the systematic part, p_1 and p_2 combined denote the parity part, p_1 has length g , and p_2 has length (N_p-g) . The definition equation $H \cdot v^t = 0$ splits into two equations, as in equation 3 and 4 namely

$$\begin{bmatrix} H_1 & H_2 & H_3 & H_4 \\ H_5 & H_6 & H_7 & H_8 \\ H_9 & H_{10} & H_{11} & H_{12} \\ H_{13} & H_{14} & H_{15} & H_{16} \end{bmatrix} \begin{bmatrix} u \\ p_1 \\ p_2 \end{bmatrix} = 0 \tag{3}$$

and

$$\begin{bmatrix} H_1 & H_2 & H_3 & H_4 \\ H_5 & H_6 & H_7 & H_8 \\ H_9 & H_{10} & H_{11} & H_{12} \\ H_{13} & H_{14} & H_{15} & H_{16} \end{bmatrix} \begin{bmatrix} u \\ p_1 \\ p_2 \end{bmatrix} = 0 \tag{4}$$

Define $\tilde{r} = r^{-1}$ and when we use the parity check matrix as indicated appendix we can get \tilde{r}^{-1} . Then from (4) we conclude that

$$\tilde{r}^{-1} = \tilde{r}^{-1} \quad (5)$$

and

$$\tilde{r}^{-1} = \tilde{r}^{-1} \quad (6)$$

As a result, the encoding procedures and the corresponding operations can be summarized below and illustrated in Fig. 1.

Encoding procedure

Step 1) Compute \tilde{r}^{-1} and \tilde{r}^{-1}

Step 2) Compute \tilde{r}^{-1}

Step 3) Compute \tilde{r}^{-1} by \tilde{r}^{-1}

Step 4) Compute \tilde{r}^{-1} by \tilde{r}^{-1}




Fig. 1 Block diagram of the encoder architecture for the block LDPC code.

A detailed description of the A , B , T , C , D and E matrices of the code is contained in the Appendix LDPC Code Definition. The code is fully described by the definition of the H matrix as indicated in the appendix.

8.4.9.2.4.3 Rate Adjustment

As the code is rate flexible we can easily construct H matrix for various code rates (e.g. 1/2, 2/3, 3/4 and 5/6). For each code rate, we design fundamental LDPC codes that achieve good performance whose H matrix described in appendix.

8.4.9.2.4.4 Packet Encoding

In this section, we describe construction of parity check matrix of block LDPC codes to obtain packet data length flexibility. A block LDPC code is an almost structured LDPC codes whose parity-check matrix consists of small square blocks which are the zero matrix or a circulant permutation matrix. Let P be the permutation matrix given by

Note that P^i is just the circulant matrix of the identity matrix I to the right by $(i \bmod N)$ times for any integer i . For simple notation, $\mathbf{0}$ denotes the zero matrix.

Let H be the $N_c \times N_k$ matrix defined by

where $\mathbf{0}$ is the zero matrix. When H has full rank, then its codeword size N_c is N_c and information bit size N_k is N_k . Therefore, its code rate is given by

regardless of its block length.

Therefore, we can obtain larger size block LDPC codes by increasing the size of circulant permutation matrices P which is an element matrix of H matrix. Also, we can straightforwardly get small size block LDPC codes by decreasing the size of P .

For example, when we use P with code rate 1/2 case in appendix, we can construct (24, 12) block LDPC codes and for the same case. If we set P , then we can obtain (240, 120) block LDPC codes.

Appendix (normative); LDPC Code Definition

A full definition of an LDPC code can be accomplished through identification of the locations of the “edges” between the variable nodes (codeword bits) and check nodes (parity relationships). Figure 2 shows a Tanner graph of an example LDPC code, depicting the arrangement of the check nodes, variable nodes, and the “edges” connecting them.




Fig. 2 This is an example Tanner graph of an LDPC code, showing the check nodes, variable nodes, and edges. The codeword is made up of the bits represented by the variable nodes. In this case the codeword has eight bits.

Each check node represents a parity relationship between the codeword bits represented by the variable nodes connected to it by the edges. The number of edges connected to a check node is the “degree” of the check node, and the number of edges connected to a variable node is the “degree” of the variable node. For the specified code all check nodes are of degree eighteen, all variable nodes related to the systematic information bits are of degree four, and all variable nodes corresponding to parity bits are of degree two except for the last, which is of degree one.

This LDPC code list file contains six parts to describe the parity check matrix H . When matrix H split into the form

$$H = \begin{bmatrix} A & B & C & D & E \end{bmatrix}$$

we describe the matrices A , B , C , D , E and F .

An example for a $(8, 4)$ code with $n=8, m=4$, we design the parity check matrix

$$H = \begin{bmatrix} 1 & 1 & 1 & 1 & 0 & 0 & 0 & 0 \\ 1 & 0 & 1 & 0 & 1 & 1 & 0 & 0 \\ 1 & 0 & 0 & 1 & 0 & 0 & 1 & 0 \\ 1 & 0 & 0 & 0 & 0 & 0 & 0 & 1 \end{bmatrix}$$

where F is zero matrix.

Then we describe matrices A, B, T, C, D and E as below

$$A = \begin{bmatrix} 1 & 1 & 1 & 1 \\ 1 & 0 & 1 & 0 \\ 1 & 0 & 0 & 1 \\ 1 & 0 & 0 & 0 \end{bmatrix}, B = \begin{bmatrix} 1 & 1 \\ 1 & 0 \\ 1 & 0 \\ 1 & 0 \end{bmatrix}, C = \begin{bmatrix} 1 & 1 \\ 1 & 0 \\ 1 & 0 \\ 1 & 0 \end{bmatrix}, D = \begin{bmatrix} 1 & 1 \\ 1 & 0 \\ 1 & 0 \\ 1 & 0 \end{bmatrix}, E = \begin{bmatrix} 1 & 1 \\ 1 & 0 \\ 1 & 0 \\ 1 & 0 \end{bmatrix}$$

Code Rate = 3/4

$$\mathbf{A} = \begin{bmatrix}
 0 & 0 & 0 & 0 & 0 & 0 & \infty & \infty & \infty & \infty & \infty & \infty & \infty & \infty & \infty & \infty & 0 & 0 & 0 & 0 & \infty & \infty \\
 \infty & \infty & \infty & \infty & \infty & \infty & 0 & 0 & 0 & 0 & 0 & 0 & \infty & \infty & \infty & \infty & \infty & 2 & \infty & \infty & \infty & 0 & 0 \\
 \infty & 5 & \infty & 9 & \infty & \infty & \infty & \infty & \infty & \infty & \infty & \infty & 0 & 0 & 0 & 0 & \infty & 1 & \infty & \infty & 8 & \infty \\
 2 & \infty & \infty & \infty & 3 & \infty & \infty & 13 & \infty & \infty & 15 & \infty & 2 & \infty & \infty & 10 & \infty & 0 & \infty & 7 & 5 & \infty & 4 \\
 \infty & \infty & \infty & \infty & \infty & 4 & \infty & \infty & 12 & 11 & \infty & 10 & 7 & \infty & 17 & \infty & \infty & \infty & 13 & \infty & 15 & 14 & \infty \\
 \infty & \infty & 1 & 6 & \infty & \infty & 3 & 4 & \infty & \infty & 2 & \infty & \infty & \infty & 13 & \infty & 11 & 2 & \infty & 5 & \infty & 7 & \infty \\
 \infty & 8 & \infty & \infty & 10 & 3 & \infty & \infty & \infty & 12 & \infty & 7 & \infty & 5 & \infty & \infty & \infty & \infty & \infty & 13 & 15 & 14 & \infty
 \end{bmatrix}$$

$$\mathbf{B} = \begin{bmatrix}
 \infty \\
 0 \\
 10 \\
 \infty \\
 \infty \\
 \infty \\
 11
 \end{bmatrix}$$

$$\mathbf{T} = \begin{bmatrix}
 0 & 0 & \infty & \infty & \infty & \infty & \infty & \infty \\
 \infty & 0 & 0 & \infty & \infty & \infty & \infty & \infty \\
 \infty & \infty & 0 & 0 & \infty & \infty & \infty & \infty \\
 \infty & \infty & \infty & 0 & 0 & \infty & \infty & \infty \\
 \mathbf{Ns-1} & \infty & \infty & \infty & 0 & 0 & \infty & \infty \\
 \infty & \infty & \infty & \infty & \infty & 0 & 0 & \infty \\
 \infty & \infty & \infty & \infty & \infty & \infty & 0 & 0
 \end{bmatrix}$$

$$\mathbf{C} = 11 \ \infty \ 6 \ \infty \ \infty \ \infty \ 9 \ \infty \ 16 \ \infty \ \infty \ \infty \ \infty \ 1 \ \infty \ 5 \ 6 \ \infty \ 14 \ 7 \ \infty \ \infty \ \infty$$

$$\mathbf{D} = 2$$

$$\mathbf{E} = 0 \ \infty \ \infty \ \infty \ \infty \ \infty \ \infty \ 0$$

Supplementary information on the proposed text: Simulation results of Intel LDPC coding vs. Samsung B-LDPC coding.

The following two graphs in Figure 1 and 2 highlights the performance comparison of the two proposed LDPC encoders, i.e., Intel LDPC (illustrated in IEEE 802.11-03/0865r1) and Samsung B-LDPC (proposed in this contribution).




Fig. 1. Performance comparison between a (792,396) B-LDPC code and a (800,400) Intel LDPC code

The performance of a B-LDPC code with column is compared with that of a Intel LDPC code frame length 800 in Fig. 1, in terms of FER (frame error rate). The parity check matrix of B-LDPC code has the length of the B-LDPC code is 792 and the code rate 1/2.




Fig. 2 Performance comparison between a (1200,800) B-LDPC code and a (1200,800) Intel LDPC code

The performance of a B-LDPC code with column is compared with that of a Intel LDPC code frame length 1200 in Fig. 2, in terms of FER (frame error rate). The parity check matrix of B-LDPC code has the length of the B-LDPC code is 1200 and the code rate 2/3.

