

Project	<b>IEEE 802.20 Working Group on Mobile Broadband Wireless Access</b> < <a href="http://grouper.ieee.org/groups/802/20/">http://grouper.ieee.org/groups/802/20/</a> >	
Title	<b>Practice ballot comment - LDPC</b>	
Date Submitted	<b>2007-05-10 (May 10, 2007)</b>	
Sources	Sung-Eun Park, Seunghoon Choi Samsung Electronics, Suwon, Korea	Email : <a href="mailto:{se.park, seunghoon.choi}@samsung.com"> {se.park, seunghoon.choi}@samsung.com</a>
	Thierry Lestable Samsung Electronics Research Institute, UK	Email : <a href="mailto:thierry.lestable@samsung.com">thierry.lestable@samsung.com</a>
	Anna Tee Samsung Telecommunications America	Voice: 1 (972) 761-7437 Email: <a href="mailto:atee@sta.samsung.com">atee@sta.samsung.com</a>
Re:	IEEE 802.20 Practice Ballot	
Abstract	This document proposes text for the LDPC encoding scheme for the IEEE 802 standards draft	
Purpose	For adoption in the next version of 802.20 standard draft	
Notice	This document has been prepared to assist the IEEE 802.20 Working Group. It is offered as a basis for discussion and is not binding on the contributing individual(s) or organization(s). The material in this document is subject to change in form and content after further study. The contributor(s) reserve(s) the right to add, amend or withdraw material contained herein.	
Release	The contributor grants a free, irrevocable license to the IEEE to incorporate material contained in this contribution, and any modifications thereof, in the creation of an IEEE Standards publication; to copyright in the IEEE's name any IEEE Standards publication even though it may include portions of this contribution; and at the IEEE's sole discretion to permit others to reproduce in whole or in part the resulting IEEE Standards publication. The contributor also acknowledges and accepts that this contribution may be made public by IEEE 802.20.	
Patent Policy	The contributor is familiar with IEEE patent policy, as outlined in <a href="#">Section 6.3 of the IEEE-SA Standards Board Operations Manual</a> < <a href="http://standards.ieee.org/guides/opman/sect6.html#6.3">http://standards.ieee.org/guides/opman/sect6.html#6.3</a> > and in <i>Understanding Patent Issues During IEEE Standards Development</i> < <a href="http://standards.ieee.org/board/pat/guide.html">http://standards.ieee.org/board/pat/guide.html</a> >.	

## Introduction

Proposed text that describes the LDPC coding design can be found in the subsequent sections of this contribution. This version of the text is based on the most recent working document for the ‘Physical Layer for Ultra Mobile Broadband (UMB) Air Interface Specifications’, 3GPP2 C. P0084-001.

## Proposed Text Changes to IEEE 802.20 Draft D0.1m

### 5.1.7.3 Forward Error Correction

**Table 119. Types of Forward Error Correction for the Reverse and Forward Link Channels**

<b>Channel</b>	<b>Type of Coding</b>
Reverse Orthogonal Frequency Division Multiple Access Data Channel	Rate-1/5 Turbo, LDPC or Rate-1/3 Convolutional
Forward Data Channel	Rate-1/5 Turbo, LDPC or Rate-1/3 Convolutional

#### 5.1.7.3.4 Low Density Parity Check (LDPC) Encoding

LDPC encoding shall be used to encode the CRC-padded subpackets of the Forward Data Channel if the variable LDPCSupportedFL is set to ‘1’, and if the length of the packet received from the FTC MAC Protocol, as described in Section 4, is greater than or equal to MaxPacketSizeTurboSixInterlace or MaxPacketSizeTurboEightInterlace, for the case when the input FTC MAC packet corresponds to a six or eight interlace transmission respectively. No LDPC encoding shall be used for interlacing structures involving extended transmissions. The FTC MAC Protocol determines the interlacing structure being used for a given FTC MAC packet.

LDPC encoding shall also be used to encode the CRC-padded subpackets of the Reverse Orthogonal Frequency Division Multiple Access Data Channel if the variable LDPCSupportedRL is set to ‘1’, and if the length of the packet received from the RTC MAC Protocol, as described in Section 4, is greater than or equal to

MaxRLPacketSizeTurbo, except if this packet corresponds to an interlacing structure using extended transmissions. No LDPC encoding shall be used for interlacing structures involving extended transmissions. The RTC MAC Protocol determines whether or not a given packet is transmitted on an interlacing structure using extended transmissions.

Given the CRC-padded subpacket of length  $k$ , denoted as  $V^{\text{in}} = (V^{\text{in}}_0, V^{\text{in}}_1, \dots, V^{\text{in}}_{k-1})$ , an LDPC encoder shall generate an output bit sequence  $V^{\text{out}}$  described in Section 5.1.7.3.4.2. Section 5.1.7.3.4.3 describes an efficient encoding procedure to compute  $V^{\text{out}}$  from  $V^{\text{in}}$  consistent with the definition in Section 5.1.7.3.4.2.

#### 5.1.7.3.4.1 Choice of Base Parity Check Matrix

The LDPC code to be used is specified in terms of a base parity check matrix corresponding to different lifting orders. Different base parity check matrices  $G_i$ ,  $0 \leq i < 6$ , are specified in 5.0. Note that these parity check matrices represent a lifted LDPC code, i.e., the entries of the matrices are not binary numbers but rather positive integers representing shift values. In addition, these base matrices contain “blank locations” which are denoted by solid bullets in 5.0. The interpretation of these matrices as an LDPC code will be described in 5.0.

Each matrix  $G_i$  has associated values  $k_B$ ,  $n_B$ ,  $s_B$  and  $L_{\text{max}}$  which are also specified in 5.0. Here,  $k_B$  and  $n_B$  determine the size of the matrix  $G$ , while  $L_{\text{max}}$  denotes the maximum lifting order. The number of columns and rows in  $G$  are given by  $n_B$  and  $n_B - k_B$  respectively. The matrix  $G_i$  has associated  $k_B = i+6$ .  $s_B$  denotes the number of “state columns” in the matrix  $G_i$  and is equal to 3 for each of the matrices shown. A state column denotes elements of the codeword that are never transmitted. Each of the specified matrices has a maximum lifting order  $L_{\text{max}}$  equal to 1024.

Given the CRC-padded input sub-packet of length  $k$ , the lifting value  $L$  is chosen as  $\log_2 L = \lceil \log_2(k/11) \rceil$ . Further,  $k_B$  is chosen as  $\lceil k/L \rceil$ . Note that  $k_B$  is at least equal to 6 according to this procedure. Based on this, the matrix index  $i$  is chosen as  $i = k_B - 6 = \lceil k/L \rceil - 6$ .

Henceforth, the index  $i$  will be dropped and the matrix  $G_i$  is referred to only as  $G$ .

#### 5.1.7.3.4.2 Forming the Parity Check Matrix and defining the Codeword

The base matrix  $G$  chosen in the previous section shall be converted to a new base matrix  $G'$ , corresponding to the actual lifting order  $L$  rather than the maximal lifting order  $L_{\text{max}} = 1024$ . The matrix  $G'$  has the same size as  $G$ . An entry  $g'$  in  $G'$  shall be determined from

the entry  $g$  at the same location in  $G$  according to the formula  $g' = \lfloor gL/L_{\max} \rfloor$ . Blank locations in  $G$  shall remain blank locations in  $G'$ .

The matrix  $G'$  shall be converted to a matrix  $G''$  with twice the number of rows and columns as in  $G'$ . This shall be done by replacing each non-blank entry  $g'$  in  $G'$  by a  $2 \times 2$  matrix according to the following procedure:

- If  $g'$  is even, replace  $g'$  by a  $2 \times 2$  matrix with first row being given by  $[g'/2, \text{"blank"}]$  and the second row being given by  $[\text{"blank"}, g'/2]$ .
- If  $g'$  is odd, replace  $g'$  by a  $2 \times 2$  matrix with the first row being given by  $[\text{"blank"}, (g'+1)/2]$  and the second row being given by  $[(g'-1)/2, \text{"blank"}]$ .

Blank locations in  $G'$  shall be replaced by a  $2 \times 2$  matrix containing entirely of blank locations in  $G''$ . The matrix  $G''$  is the base parity check matrix of size  $(2(n_B - k_B), 2n_B)$  with a lifting order of  $L/2$ .

The base matrix  $G''$  shall be converted to a base matrix  $G'''$  by applying permutation  $P_i$  to the columns of  $G''$  and permutation  $Q_i$  to the rows of  $G''$ . The subscript  $i$  in  $P_i$  and  $Q_i$  refers to the subscript  $G_i = G$  and thus takes values in  $0, \dots, 5$ .

The first (leftmost)  $2k_B$  columns of  $G'''$  correspond to the information bits  $V^{\text{in}}$  and  $(k_B L - k)$  zero-padded bits. The subsequent  $K_i$  columns ( $K_i$  depends on  $G_i$ ) together with the first  $K_i$  rows form a lifted parity check matrix that consist of a degree 3 variable node (i.e., a column with three non-blank elements) followed by  $K_i - 1$  degree 2 variable nodes. The degree 2 parity nodes form a dual-diagonal structure and the degree 3 variable node closes the loop of the dual-diagonal structure. Each non-blank entry of degree 2 variable node in the dual diagonal structure has the lifting parameter zero, corresponding to identity matrix, on both edges. The loop closing edges on the degree 3 node have the same lifting value " $a$ ". The non-loop edge of the degree 3 node has lifting parameter zero corresponding to identity matrix so the lifting structure of this degree 3 node is " $a-0-a$ ". The remaining columns in  $G'''$  are degree 1 variable nodes.

An example for the generation of  $G'$ ,  $G''$ ,  $G'''$  is shown in 5.0.

The base matrix  $G'''$  shall be converted to a binary parity check matrix  $H'''$  by replacing each non-blank entry in  $G'''$  by a  $L/2 \times L/2$  square matrix with binary entries. An entry  $g'''$  in  $G'''$  shall be replaced by a cyclic shift matrix with parameter  $g'''$ . The cyclic shift matrix with parameter  $g'''$  is defined as the matrix whose value in the location  $(i, j)$  is given by '1' if  $(i-j) \bmod L/2 = g'''$ , and is given by '0' otherwise. Here, the location  $(i, j)$

denotes the  $i$ 'th row and  $j$ 'th column. Blank locations in  $G'''$  shall be replaced by an  $L/2 \times L/2$  all-zeros matrix.

The LDPC encoder shall generate a bit sequence  $V^{\text{out}}$  from  $V'''$  such that  $H'''V''' = 0$  where  $V^{\text{out}} = (V^{\text{out}}_0, V^{\text{out}}_1, \dots, V^{\text{out}}_{n-1})$ , where  $n = Ln_B - s_B L - (k_B L - k)$  is a subsequence of  $V''' = (V'''_0, V'''_1, \dots, V'''_{N-1})$ , where  $N = Ln_B$ . To encode  $V'''$  the CRC-padded input sub-packet of length  $k$  shall be extended to length  $k_B L$  by inserting in the packet  $z_p = k_B L - k$  zeros so that the resulting packet has length  $k_B L$ . Denote again the original CRC-padded input sub-packet by  $V^{\text{in}}$  and denote the zero-padded input by a column vector  $V^1 = (V^1_0, V^1_1, \dots, V^1_{k'-1})$  where  $k' = k_B L$ . The locations of the zeros in  $V^1$  are as follows. If  $V^1$  is partitioned into  $2k_B$  blocks of size  $L/2$ , then the zeros are inserted at the ends of blocks  $2k_B - 4$  and  $2k_B - 3$ . Each block has an equal number of zeros if  $z_p$  is even and block  $2k_B - 3$  has one more than block  $2k_B - 4$  if  $z_p$  is odd.

More precisely, define  $z_p' = \lfloor z_p/2 \rfloor$  and  $z_p'' = \lceil z_p/2 \rceil$ . Let the notation  $V^1_i$  and  $V^{\text{in}}_i$  denote the  $i$ 'th element of  $V^1$  and  $V^{\text{in}}$  respectively. The elements of the vector  $V^1$  are given by:

- $V^1_i = V^{\text{in}}_i$  for  $i < (2k_B - 3)(L/2) - z_p'$ .
- $V^1_i = 0$  for  $(2k_B - 3)(L/2) - z_p' \leq i < (2k_B - 3)(L/2)$ .
- $V^1_i = V^{\text{in}}_{i - z_p'}$  for  $(2k_B - 3)(L/2) \leq i < (2k_B - 2)(L/2) - z_p''$ .
- $V^1_i = 0$  for  $(2k_B - 2)(L/2) - z_p'' \leq i < (2k_B - 2)(L/2)$ .
- $V^1_i = V^{\text{in}}_{i - z_p}$  for  $i \geq (2k_B - 2)(L/2)$ .

An output vector  $V'''$  of length  $n_B L$  shall be defined as the vector which satisfies the following conditions:

- $H'''V''' = 0$ , where the matrix multiplication  $H'''V'''$  is over the binary field.
- The first  $k_B L$  entries of  $V'''$  are the same as the entries of  $V^1$ .

The vector  $V^{\text{out}}$  is obtained from  $V'''$  by permutation as follows.  $V'''$  is of length  $n_B L$  and may therefore be viewed as the concatenation of  $2n_B$  subsequences each of length  $L/2$ . The order of these subsequences is permuted according to the inverse of the permutation  $P_i$  to produce the binary sequence  $V''$ . The binary sequence  $V^{\text{out}}$  is obtained from  $V''$  by bit-wise interleaving pairs of subsequences from  $V''$ . More specifically,

$$V^{\text{out}}_{jL+j'} = V''_{jL + (L/2)(j' \bmod 2) + \lfloor j'/2 \rfloor}$$

where  $j = 0, 1, \dots, n_B - 1$  and  $j' = 0, 1, \dots, L - 1$ .

### 5.1.7.3.4.3 Efficient LDPC Encoding

In this section an efficient encoding method is presented according to which the sequence  $V'''$ , as defined in Section 5.1.7.3.4.2, is computed from  $V^{in}$ . The method will describe a procedure to generate the sequence  $V'''$ . Recall that in Section 5.1.7.3.4.2 it was described how to produce the matrix  $G'''$  from the matrix  $G$  (which is also  $G_i$ ). Efficient encoding of  $V^{in}$  to a sequence  $V'''$  satisfying  $H'''V'''=0$  is described.

The computation of  $V'''$  given  $V^1$  is particularly simple due to the structure  $H'''$  inherits from  $G'''$ . The lifted parity check matrix  $H'''$  takes the form

$$H''' = \begin{bmatrix} M_1 & 0 \\ M_2 & I \end{bmatrix}$$

where,  $M_1 = \begin{bmatrix} A & B & T \\ C & D & E \end{bmatrix}$  is a  $(L/2)K_i \times (L/2)(k_B+K_i)$  matrix with,  $T$  is lower triangular,

$\begin{bmatrix} B & T \\ D & E \end{bmatrix}$  is invertible and the  $D$  is  $L/2 \times L/2$ . The encoding procedure is composed of two stages. Let  $c = (s, p_1, p_2, p_3)$  be a codeword where  $s$  denotes systematic part,  $p_1, p_2$  and  $p_3$  are parity parts. In first stage, a part of codeword  $p_1, p_2$  is obtained using  $M_1$  depending on the systematic information  $s$ . In second stage, the remaining part of the codeword  $p_3$  is obtained by simple single parity-check coding using  $[M_2 \ I]$ . The whole procedure for encoding is as follows.

Step 1) Obtain  $\begin{bmatrix} B & T \\ \phi & 0 \end{bmatrix}$  from Gaussian elimination on  $\begin{bmatrix} B & T \\ D & E \end{bmatrix}$ , where

$$\phi = ET^{-1}B + D = I.$$

Step 2) compute  $As^T$  and  $Cs^T$ .

Step 3) compute  $y = T^{-1}As^T$

Step 4) compute  $p_1^T = Ey + Cs^T$ .

Step 5) compute  $p_2^T$  using  $p_2^T = T^{-1}(As^T + Bp_1^T)$

Step 6) compute  $p_3^T$  by single parity-check coding using  $[M_2 \ I]$ .

A sequence  $V'''$  satisfying  $H'''V'''=0$  is obtained from Step 1)~Step 6). The sequence  $V^{out}$  is then obtained from  $V'''$  by permutation as described in Section 5.1.7.3.4.2.

#### 5.1.7.3.4.4 Truncation

The truncation operation shall be carried out for Forward Link packets only. For Reverse Link packets, the output  $w'$  of the truncation operation shall be equal to  $w$ .

The truncation operation depends on the packet size  $N_{\text{PACKET\_BITS}}$  of the packet received from the FTC MAC Protocol, and the variables  $\text{MaxRateOneFifthPacketSize}$ ,  $\text{MaxRateOneThirdPacketSize}$  and  $\text{MaxRateOneHalfPacketSize}$ .

$\text{MaxRateOneFifthPacketSize}$  is equal to one of the parameters

$\text{MaxRateOneFifthPacketSizeEightInterlaceLDPC}$  or

$\text{MaxRateOneFifthPacketSizeSixInterlaceLDPC}$ , depending on whether the Forward Data Channel packet is transmitted using an eight interlace HARQ structure or a six interlace HARQ structure.  $\text{MaxRateOneThirdPacketSize}$  is equal to one of the parameters

$\text{MaxRateOneThirdPacketSizeEightInterlaceLDPC}$  or

$\text{MaxRateOneThirdPacketSizeSixInterlaceLDPC}$ , depending on whether the Forward Data Channel packet is transmitted using an eight interlace HARQ structure or a six interlace HARQ structure.  $\text{MaxRateOneHalfPacketSize}$  is equal to one of the parameters

$\text{MaxRateOneHalfPacketSizeEightInterlaceLDPC}$  or

$\text{MaxRateOneHalfPacketSizeSixInterlaceLDPC}$ , depending on whether the Forward Data Channel packet is transmitted using an eight interlace HARQ structure or a six interlace HARQ structure. The FTC MAC protocol determines which HARQ interlacing structure is used for transmitting the Forward Data Channel packet.

$\text{MaxRateOneFifthPacketSizeEightInterlaceLDPC}$ ,

$\text{MaxRateOneFifthPacketSizeSixInterlaceLDPC}$ ,

$\text{MaxRateOneThirdPacketSizeEightInterlaceLDPC}$ ,

$\text{MaxRateOneThirdPacketSizeSixInterlaceLDPC}$ ,

$\text{MaxRateOneHalfPacketSizeEightInterlaceLDPC}$ , and

$\text{MaxRateOneHalfPacketSizeSixInterlaceLDPC}$  are configuration attributes of the FTC MAC protocol.

When  $N_{\text{PACKET\_BITS}} < \text{MaxRateOneFifthPacketSize}$ , the sequence  $w'$  shall not be truncated.

When  $\text{MaxRateOneFifthPacketSize} \leq N_{\text{PACKET\_BITS}} < \text{MaxRateOneThirdPacketSize}$ , the sequence  $w'$  shall be truncated to length  $3k_{\text{B}}L$ , i.e., all elements with indices greater than or equal to  $3k_{\text{B}}L$  shall be deleted.

When  $\text{MaxRateOneThirdPacketSize} \leq N_{\text{PACKET\_BITS}} < \text{MaxRateOneHalfPacketSize}$ , the sequence  $w'$  shall be truncated to length  $2k_B L$ , i.e., all elements with indices greater than or equal to  $2k_B L$  shall be deleted.

When  $\text{MaxRateOneHalfPacketSize} \leq N_{\text{PACKET\_BITS}}$ , the sequence  $w'$  shall be truncated to length  $3k_B L/2$ , i.e., all elements with indices greater than or equal to  $2k_B L$  shall be deleted. The output of the truncation operation shall be denoted by  $w''$ .

#### 5.1.7.3.4.5 Deletion of Blank Entries

The output  $w''$  of the truncation operation shall further be shortened by deleting all the blank entries. These blank entries correspond to the '0' entries that were added in order to generate the input vector  $v_I$ . As a result, the output  $w$  of the shortening operation is smaller in length as compared to the vector  $w''$  by an amount equal to  $(k_B L - k)$ .

The vector  $w$  shall be the output of the LDPC encoding operation.

#### 5.1.7.4 Channel Interleaving

...

Channel interleaving follows the convolutional or turbo encoding, and consists of a bit-demultiplexing operation followed by a bit permuting operation. No channel interleaving shall be carried out following the LDPC encoding operation.

...

### 5.5 PHYSICAL LAYER APPENDIX: PARITY CHECK MATRICES FOR THE LDPC CODE

#### 5.5.1 Base Parity Check Matrices

The different base parity check matrices  $G_i$  are as shown below.



















