Thread Links Date Links
Thread Prev Thread Next Thread Index Date Prev Date Next Date Index

MAC delay constraint

Hello all,

I watched with interest in December as a discussion started on the
reflector on delay constraints within the various clauses, which then
diverged into a discussion on what constituted a point-to-point link and
what the effects of 40km of fiber would be. Neither discussion addressed
the point at hand, namely the bounding of delays in layers, consistent
with some budget defined in clause 31.

For instance, in clause 46.2.7 and table 46-5 of the D2.0 draft, the end
to end delay time for the MAC+RS is specified at 256 bit times. The PCS
has a similar specification which is equivalent to 1024 bit times but is
quoted in ns to avoid coded/uncoded bit time confusion. Clause 51 PMA
indicates that there is a minimum of 16 (coded) bit time delay due to
the serdes function, but places no upper bound on what this delay could
be. The clause 52 PMD has no specified delay, but an editor's note
saying something along the lines of "This is not important anymore".

Leaving for now the obvious stylistic inconsistencies, there is a total
budget in clause 31B.3.7 for MDI->MAC Control->MDI of 40 pause_quanta. I
can only see 5 pause_quanta accounted for in the above specification.
Have we underestimated the requirements for delay within the sublayers,
given the total requirement? 

Does anyone else see this? I think Shimon does, but his comment at
Irvine was rejected on the basis that it proposed to drop individual
layer constraints in favour of the 31B.3.7 spec; this makes
interoperability difficult at best.


/ /\/\ Gareth Edwards               mailto:gareth.edwards@xxxxxxxxxx
\ \  / Design Engineer
/ /  \ System Logic & Networking    Phone:   +44 131 666 2600 x234
\_\/\/ Xilinx Scotland              Fax:     +44 131 666 0222