Thread Links Date Links
Thread Prev Thread Next Thread Index Date Prev Date Next Date Index

[802.3ae] D4.2 Receiver Jitter Tolerance Changes

Could someone please help me interpret the new receiver tolerance
specifications in D4.2?  I'm chiefly interested in understanding the worst
case horizontal eye closure applied to a CDR when performing compliance
testing on the 10Gb serial side.  My understanding is that the out of (PLL)
band tolerance will be tested by applying sinusoidal phase modulation
(0.05-0.15 UI,pp), random phase variation (?? UI,pp) and ISI (?? UI,pp) by
band limiting the incoming data.

Thanks, ET King.