Thread Links Date Links
Thread Prev Thread Next Thread Index Date Prev Date Next Date Index

Re: XGMII New ElectricalI Characteristics




Hi Boaz

In New Orleans the group selected HSTL 1.8 V which does not exist.  The
group in Tampa
revisited the issue of the logic and to future proof the standard it was
decided to 
go to standard HSTL which has a VDDQ of 1.5 V.

Thanks,

Ali Ghiasi
Broadcom

Boaz Shahar wrote:
> 
> Bob,
> Just for clarification: In your mail (below) you're talking only about
> reverting the timing. The decision  includes also reverting the levels to
> SSTL? In other words, the voltage levels in the next draft are going to be
> SSTL or HSTL?
> 
> Thx.,
> Boaz
> 
> > -----Original Message-----
> > From: Grow, Bob [mailto:bob.grow@intel.com]
> > Sent: Monday, November 13, 2000 10:34 PM
> > To: 'rtaborek@earthlink.net'; HSSG; Jeff Warren
> > Subject: RE: XGMII New ElectricalI Characteristics
> >
> >
> >
> > The decision to revert to the timing specified in D1.0 passes
> > by a very
> > narrow margin in 802.3ae on Wednesday afternoon.  That decision, in
> > conjunction with other 802.3ae actions was unanimously
> > affirmed by 802.3 on
> > Thursday.
> >
> > --Bob Grow
> >
> > -----Original Message-----
> > From: Rich Taborek [mailto:rtaborek@earthlink.net]
> > Sent: Monday, November 13, 2000 12:14 PM
> > To: HSSG; Jeff Warren
> > Subject: Re: XGMII New ElectricalI Characteristics
> >
> >
> >
> > Yongbum,
> >
> > I thought the XGMII clocking issue was settled by motion to
> > revert back
> > to Source Centered timing as described in P802.3ae draft 1.0. I
> > understand that there still may be debate, but if settled by
> > motion, it
> > would take 75% to change what will be written into D2.0. I don't have
> > the actual motion, so could someone (Jeff Warren?) please settle this
> > issue.
> >
> > Best Regards,
> > Rich
> >
> > --
> >
> > Yongbum Kim wrote:
> > >
> > > The group formally voted for HSTL 1.5V for XGMII Class 1
> > and suitably
> > > compatible low-voltage (but not *decided* as HSTL class 1)
> > MDIO.  The
> > > Source Simultaneous versus Source Centered timing is still
> > under debate,
> > > but it is still written as source centered timing.
> > >
> > > Yong.
> > > ======================================================
> > > Yongbum "Yong" Kim                  (408)570-0888 x141
> > > Chief Technical Officer             (408)570-0880  fax
> > > Allayer Communications               ybkim@allayer.com
> > > 107 Bonaventura Drive           http://www.allayer.com
> > > San Jose, CA 95134
> > > ==This Message is forwarded by RoX Switch at 1 Gb/s.==
> > >
> > > -----Original Message-----
> > > From:   James Colin [SMTP:james_colin_j@yahoo.com]
> > > Sent:   Monday, November 13, 2000 5:05 AM
> > > To:     stds-802-3-hssg@ieee.org
> > > Cc:     James_Colin_J@yahoo.com
> > > Subject:        XGMII New Electrical Characteristics
> > >
> > > Hello There,
> > > Can someone update me in regards to XGMII electrical
> > > characteristics? Did it went back to SSTL_2 levels or
> > > HSTL 1.5v or anything else?
> > >
> > > Thanks,
> > > James
> >
> > -------------------------------------------------------
> > Richard Taborek Sr.                 Phone: 408-845-6102
> > Chief Technology Officer             Cell: 408-832-3957
> > nSerial Corporation                   Fax: 408-845-6114
> > 2500-5 Augustine Dr.        mailto:rtaborek@nSerial.com
> > Santa Clara, CA 95054            http://www.nSerial.com
> >