|Thread Links||Date Links|
|Thread Prev||Thread Next||Thread Index||Date Prev||Date Next||Date Index|
This time with attachements J
I wanted to send this out to the reflector to give everyone as much time as possible to review this on our compressed cycle. There will be a more complete presentation next week in Cattania.
Attached is an updated timing diagram and state diagram with an additional sequence (CC_DET_SEQ = 3) that was proposed by Dan Dove and Dave Dwelley. This sequence allows for staggered detection and staggered powering of DS PDs.
Detect Sequence 3 timing diagram - Staggered Power-on of DS PDs.pdf
Description: Detect Sequence 3 timing diagram - Staggered Power-on of DS PDs.pdf