

Logic track closing report

Mark Gustlin, Xilinx

IEEE P802.3bs Task Force, Fort Worth, September 2016

Progress

- Comment resolution
 - Resolved 78 comments (for clauses 118-120, 119A) that were allocated to the logic track
- Logic track resolved comments for 9:35 minutes
 - 75 comments resolved works out as 7.6 minutes per comment
 - Thanks to the Editors and Logic track members for their hard work in preparation for and during this meeting

Logic Items decided upon

- Alignment marker lock SM updated to check for AMs after lock
- Figures 119-5/6 updated/corrected
- UM portion of AMs for 200GbE are made identical to 400GbE lanes 1-7, lane 0 remains unique
- Remove references to rx test mode (118, 119)
- PICs cleanup in 117, 118, 119, 120
- In Clause 120, updated test pattern generation to support copper/optical needs (per lane test pattern choices)
- Many other corrections and clarifications

Thanks!