

1 +-----+  
2 | 8802-3/802.3 REVISION REQUEST |  
3 +-----+

4  
5 DATE: 21-May-2017  
6 NAME: David Law  
7 COMPANY/AFFILIATION: Hewlett Packard Enterprise  
8 E-MAIL: dlaw@hpe.com  
9

10 REQUESTED REVISION:  
11 STANDARD: IEEE Std 802.3-2015  
12 CLAUSE NUMBER: 33  
13 CLAUSE TITLE: DTE Power via MDI  
14

15 PROPOSED REVISION TEXT:

16  
17 [1] The equation on the transition from the MDI\_POWER1 state to the  
18 MDI\_POWER\_DLY state in Figure 33-31 'Type 1 and Type 2 PD state diagram'  
19 be changed to read '(pse\_power\_type = 2) + (pse\_dll\_power\_type = 2 \*  
20 pd\_dll\_ready)'.  
21

22 [2] The assignment 'pse\_dll\_power\_type <= pse\_power\_type' in the  
23 INITIALIZE state in Figure 33-49 'PD power control state diagram' be  
24 removed.  
25

26 [3] The definition of pse\_power\_type be removed from 33.5.3.3  
27 'Single-signature system Variables'.  
28

29 [4] The definition of pse\_dll\_power\_type be removed from 33.5.3.3  
30 'Single-signature system Variables'.  
31

32 [5] In definition of pse\_dll\_power\_type in subclause 33.3.3.4 'Type 1  
33 and Type 2 Variables' change the text 'A control variable output by  
34 the PD power control state diagram (Figure 33-49) that ...' to read  
35 'A variable mapped from the aLldpXd3RemPowerType as defined in  
36 Table 33-41 that indicates ...'.  
37

38 RATIONALE FOR REVISION:

39  
40 There is an assignment to the pse\_dll\_power\_type variable in the  
41 INITIALIZE state of Figure 33-49 'PD power control state diagram'  
42 as well as a mapping to it in Table 33-41 'Attribute to state  
43 diagram variable cross-reference' so effectively there are two  
44 sources to this variable. There is a case where a Type 2 PD is  
45 connected to a Type 2 PSE that supports 1-event physical layer  
46 classification, Data Link Layer Classification which will result  
47 in two different values for pd\_dll\_power\_type from these two sources.  
48

49 On entry to the DO\_DETECTION state of Figure 33-31 'Type 1 and Type  
50 2 PD state diagram' the pse\_power\_type variable is set to 1. As a  
51 result of the 1-event physical layer classification that this PSE  
52 will perform, the state diagram will then progress to the  
53 DO\_CLASS\_EVENT1 state and then, assuming that the PSE starts  
54 supplying power, will progress to the MDI\_POWER1 state once the  
55 power\_received variable becomes TRUE.  
56

57 The pd\_max\_power variable will be set to 0 (4 modulo 4), allowing

1 the PD to draw up to Class 0 power (13.0W). Since pse\_power\_type  
2 has been set to 1 the state diagram will then progress to the  
3 DLL\_ENABLE state setting the pd\_dll\_enabled variable to TRUE  
4 enabling Data Link Layer Classification for the PD. At this  
5 point however pse\_power\_type is still set to 1 so the state  
6 diagram will transition back to the MDI\_POWER1 state where it  
7 will remain as pd\_dll\_enabled is now TRUE.

8  
9 Since the PSE supports Data Link Layer Classification the  
10 aLldpXdot3RemPowerType attribute within the  
11 oLldpXdot3RemSystemsGroup managed object class will return a  
12 bit string indicating a Type 2 PSE at some point afterwards  
13 when the pd\_dll\_ready variable becomes TRUE. This, according  
14 to Table 33-41 'Attribute to state diagram variable cross-reference',  
15 also results in pd\_dll\_power\_type being set to 2. The problem is that,  
16 according to the Figure 33-49 'PD power control state diagram', when  
17 pd\_dll\_ready becomes TRUE the value of pse\_power\_type is latched on to  
18 pse\_dll\_power\_type, and at that point in time it is 1.

19  
20 Now it seems that the intent was that when pse\_dll\_power\_type became  
21 2 due to Data Link Layer Classification, the equation on the  
22 transition from MDI\_POWER1 to MDI\_POWER\_DLY state became true  
23  $(pse\_power\_type = 2) + (pse\_dll\_power\_type = 2)$  causing, after a delay,  
24 entry to the MDI\_POWER2 state. At that point the pd\_max\_power variable  
25 will be increased from 0 (class\_sig modulo 4) to 4 due to the  
26 assignment  $pd\_max\_power \leq class\_sig$  enabling the power drawn to  
27 increase from Type 1 to Type 2 limits.

28  
29 The problem is there are two values of pse\_dll\_power\_type once Data  
30 Link Layer Classification is in operation, the one based on the Table  
31 33-41 mapping which in this case would be set to a value of 2, and  
32 the one output by the Figure 33-49 state diagram, which in this case  
33 would be set to a value of 1. As well as the statement that 'State  
34 diagrams take precedence over text.' the definition of the  
35 pse\_dll\_power\_type variable in subclause 33.3.3.4 'Type 1 and Type 2  
36 Variables' for Figure 33-31 states 'A control variable output by the  
37 PD power control state diagram (Figure 33-49) that ...'. . Based on  
38 this it would seem that the latter value of 1 should be used, however  
39 the problem with this is that the MDI\_POWER2 state will then never be  
40 reached, and the PD will have to continue draw power within the Type  
41 1 limits.

42  
43 It would seem a better approach would be to remove the assignment  
44 of pse\_power\_type to pse\_dll\_power\_type in the INITIALIZE state of  
45 Figure 33-49 'PD power control state diagram' and just use the  
46 Table 33-41 'Attribute to state diagram variable cross-reference'  
47 mapping for Figure 33-31. This is the only use of the pse\_power\_type  
48 and pse\_dll\_power\_type variables in Figure 33-49 so they can also be  
49 removed from the associated variable definition lists.

50  
51 The variable pse\_dll\_power\_type however has to gated while  
52 pd\_dll\_ready is FALSE, since at that time aLldpXdot3RemPowerType is  
53 undefined and therefore the mapping of Table 33-41 'Attribute to  
54 state diagram variable cross-reference' is undefined. Based on this  
55 the use of pse\_dll\_power\_type on the MDI\_POWER1 to MDI\_POWER\_DLY  
56 transition should be qualified with  $pse\_dll\_ready = TRUE$ , so the  
57 equation would become  $(pse\_power\_type = 2) + (pse\_dll\_power\_type = 2)$

1 \* pd\_dll\_ready).  
2  
3 IMPACT ON EXISTING NETWORKS:  
4  
5 None. This change will clarify the source of pse\_dll\_power\_type in a  
6 Type 2 PD. Type 2 PDs will have had to have been implemented using  
7 the suggested source, if not a PD would not have been able to draw  
8 power in excess of the Type 1 limit from a Type 2 PSE with 1-event  
9 physical layer Classification and Data Link Layer Classification.

10  
11 +-----+  
12 |Please attach supporting material, if any  
13 |Submit to:- David Law, Chair IEEE 802.3  
14 | E-Mail: David\_Law@ieee.org  
15 |  
16 | +----- For official 802.3 use -----+  
17 | REV REQ NUMBER: 1307  
18 | DATE RECEIVED: 21st May, 2017  
19 | EDITORIAL/TECHNICAL  
20 | ACCEPTED/DENIED  
21 | BALLOT REQ'D YES/NO  
22 | COMMENTS:  
23 +-----+  
24 | For information about this Revision Request see -  
25 | [http://www.ieee802.org/3/maint/requests/revision\\_history.html#REQ1037](http://www.ieee802.org/3/maint/requests/revision_history.html#REQ1037)  
26 +-----+