




SSG on 3D-Test

- **Charter**
 - Inventorize need for and timeliness of standards in 3D test and DfT
 - If appropriate, formulate Project Authorization Requests (PARs) for starting up an IEEE Standard Development Working Group (SDWG)
- **Organization & Participation**
 - 54+2 participants from companies/institutes around the globe
 - Chair: Erik Jan Marinissen (IMEC)
- **Activities to date**
 - Active per January 2010
 - Public web site: <http://grouper.ieee.org/groups/3Dtest/>
 - Private web site and e-mail reflector for internal communication
 - Weekly WebEx conference calls (provided by Cisco Systems)





SSG Members

Saman Adham	Jan Olaf Gaudestad	John Potter
Neetu Agrawal	Michelangelo Grosso	Bill Price
Lorena Anghel	Said Hamdioui	Herb Reiter
Patrick Y Au	Klaus Helmreich	Mike Ricchetti
Paolo Bernardi	Michael Higgins	Andrew Richardson
Sandeep Bhatia	Gert Jervan	Daniel Rishavy
Craig Bullock	Hongshin Jun	Jochen Rivoir
Krishnendu Chakrabarty	Rohit Kapur	Volker Schöber
Ji-Jan Chen	Ajay Khoche	Eric Strid
Vivek Chickermane	Santosh J Kulkarni	Thomas Thaerigen
CJ Clark	Michael Laisne	Jouke Verbree
Eric Cormack	Philippe Lebourg	Ioannis Voyiatzis
Adam Cron	Stephane Lecomte	Michael Wahl
Al Crouch	Hans Manhaeve	Min-Jer Wang
Shinichi Domae	Erik Jan Marinissen	Lee Whetsel
Ted Eaton	Teresa McLaurin	Yervant Zorian
Heiko Ehrenberg	Brandon Noia	
Bill Eklow	Jay Orbon	+ Frans de Jong
Klaus Förster	Ken Parker	+ Frank Pöhl

SSG 3D-Test Report - May 2010
Erik Jan Marinissen 4



Identified Standardization Needs

During the SSG discussions,
the following standardization needs were identified:

- **Die and Stack Test**
 1. DfT test access architecture
 2. Wafer probe interface
- **Access for Board-Level Users**
 3. Board-level interconnect test
 4. Access to embedded instruments
- **Test Data Formats**
 5. Wafer map and device tracking
 6. Standard Test Data Format (STDF)



1. DfT Architecture for Manufacturing Test

- **Motivation**
 - Die makers need to provide DfT, also for stack- and board makers
 - Interoperability between various dies required
- **Requirements**
 - Support (1) pre-bond die test and (2) post-bond stack test
 - Support modular test approach
 - Generic and scalable
 - Low cost
 - Few extra product pins
 - Leverage of existing DfT and DfT standards
- **Status**
 - Two proposals by IMEC, based 3D extension of IEEE Std 1500 and IEEE Std 1149.1




1. DfT Architecture for Manufacturing Test

IMEC Proposals

Functional Design

- ≥ 2 stacked dies, possibly core-based
- Inter-connect: TSVs
- Extra-connect: pins



TSV

pin

Board

TTSC
Manufacturing Test
Study Group
3D Test

SSG 3D-Test Report - May 2010
Erik Jan Marinissen

9

1. DfT Architecture for Manufacturing Test


IMEC Proposals

Functional Design

- ≥ 2 stacked dies, possibly core-based
- Inter-connect: TSVs
- Extra-connect: pins

Existing Design-for-Test

- Core: internal scan, TDC, LBIST, MBIST; IEEE 1500 wrappers, TAMs
- Product: IEEE 1149.1



TSV

pin

Board

TTSC
Manufacturing Test
Study Group
3D Test

SSG 3D-Test Report - May 2010
Erik Jan Marinissen

10

1. DfT Architecture for Manufacturing Test

IMEC Proposals

Functional Design

- ≥ 2 stacked dies, possibly core-based
- Inter-connect: TSVs
- Extra-connect: pins


Existing Design-for-Test

- Core: internal scan, TDC, LBIST, MBIST; IEEE 1500 wrappers, TAMs
- Product: IEEE 1149.1

3D DfT Architecture

Test wrapper per die

- Based on IEEE Std 1500/1149.1
- Two entry/exit points per die:
 1. Pre-bond : extra probe pads
 2. Post-bond : extra TSVs



SSG 3D-Test Report - May 2010
Erik Jan Marinissen

11


1. DfT Architecture for Manufacturing Test

IMEC Proposal: 1500-Based Die Wrapper

Conventional (2D) IEEE 1500 Features

- WSC Control: WRCK, WRSTN, SelectWIR, ShiftWR, CaptureWR, UpdateWR, TransferDR*
- Serial interface: WSI-WSO
- Parallel interface: WPI*-WPO*
- Wrapper Instruction Register (WIR)
- Wrapper Boundary Register (WBR)
- Serial and parallel* Bypass

* = optional



Note: Figure abstracts from functional circuitry and only shows DfT features

SSG 3D-Test Report - May 2010
Erik Jan Marinissen

12

1. DfT Architecture for Manufacturing Test

IMEC Proposal: 1500-Based Die Wrapper

• Conventional (2D) IEEE 1500 Features

• New 3D Features

1. TestTurns


- Serial and parallel interface towards bottom die
- Flip-flops for clean timing

2. Probe pads on non-bottom dies

- Mandatory on WSC, WSI-WSO
- Scalable on WPI-WPO

3. TestElevators to higher-up die(s)

- Mirrored standard 1500 interface: WSCs, WSIs-WSOs, WPIs-WPOs



[Marinissen et al. – VTS'10]

4. Hierarchical WIR chain (not shown here)

Note: Figure abstracts from functional circuitry and only shows DfT features




SSG 3D-Test Report - May 2010
Erik Jan Marinissen

13

1. DfT Architecture for Manufacturing Test

IMEC Proposal: 1500-Based Die Wrapper



• Bottom Die: no extra product pins

- Serial interface multiplexed onto IEEE 1149.1 interface
- Parallel interface multiplexed onto existing functional pins

• Top Die: no TestElevators (as no other die above)



SSG 3D-Test Report - May 2010
Erik Jan Marinissen


14

1. DfT Architecture for Manufacturing Test

IMEC Proposal: 1149.1-Based Die Wrapper

• Conventional IEEE 1149.1 Features

- TAP: TCK, TMS, TDI, TDO
- Regular 16-state TAP Controller
- Instruction Register
- Bypass



Note: Figure abstracts from functional circuitry and only shows DfT features



SSG 3D-Test Report - May 2010
Erik Jan Marinissen

15


1. DfT Architecture for Manufacturing Test

IMEC Proposal: 1149.1-Based Die Wrapper

• Conventional IEEE 1149.1 Features

• New 3D Features

0. Scalable parallel test data port
 - For higher-bandwidth access
1. TestTurns
 - Interface towards bottom die
 - Flip-flops for clean timing
2. Probe pads on non-bottom dies
 - Mandatory on TCK, TMS, TDI - TDO
 - Scalable on TPI - TP0
3. TestElevators to higher-up die(s)
 - Mirrored bottom interface: TCKs, TMSs, TDIs - TDOs, TPIs - TP0s
4. Hierarchical test control IRs+WIRs for free







Note: Figure abstracts from functional circuitry and only shows DfT features



SSG 3D-Test Report - May 2010
Erik Jan Marinissen

16





2. Wafer Probe Interface

Wafer Probing on TSVs / Micro-Bumps is Challenging

- Small pitch; small probe area
- Probe damage might impair downstream bonding

Wafer Probe Industry Would be Helped by Standardization

- Standard pad pitches
- Standard pad footprints
- Standard pad materials and designs

Benefits also for design, assembly, second sourcing, ...

Status

- Idea only, no proposals yet
- Planning to start dedicated sub-team on this topic




SSG 3D-Test Report - May 2010
Erik Jan Marinissen 21

3. Board-Level Interconnect Test


Board-Level Interconnect Test

- Via on-chip DfT, a.k.a. “JTAG”:
IEEE Std 1149.1 Test Access Port (TAP)



External I/Os distributed over Multiple Dies

- For example due to
 - Stacks with TSVs + wire-bonds
 - Pass-through-only TSVs
- JTAG distributed over multiple dies
- Board-level test needs to know this in a standardized view



Status

- Idea only, no proposals yet
- Discussion in SSG how likely this would happen in products



SSG 3D-Test Report - May 2010
Erik Jan Marinissen 22

4. Access to Embedded Instruments


For Today's 2D Chips and Boards



- JTAG TAP reused for alternative purposes
 - BIST, diagnosis, silicon debug, FPGA progr., SW debug, etc.
 - Access to '*embedded instruments*': monitors, sensors, etc. (IEEE P1687, a.k.a. "Internal-JTAG")



Extension to 3D-SICs

- Purpose: enable this type of usage also for 3D-SICs
- Stack might contain multiple TAP Controllers
- Status: three proposals so far
 - Mix of Existing Standards: 1149.7 (stack), 1149.1/6 (die), 1500 (core) (Asset-Intertech)
 - TAP Linking Module (Texas Instruments)
 - iMajik (Intellitech)





5 + 6. Test Data Formats

- **Wafer Maps**

- Pass/fail information per die

Standards

SEMI G81/G85

- obsolete

- **Inkless Assembly and Single-Device Tracking**

- Die to wafer location and wafer processing
- Die to assembly, packaging, and test processes
- All dies in multi-chip package

SEMI E142

- Already handles 3D?

- **Standard Test Data Format (STDF)**

- File format for (diagnostic) IC test data collection
- Currently at STDF-v4 (2007), developing JTDF

SEMI STDF-v4

- Requires extension to 3D




SSG 3D-Test Report - May 2010
Erik Jan Marinissen

27

5. Wafer Maps

SEMI E142



Source: Dave Huntley,
Kinesys



SSG 3D-Test Report - May 2010
Erik Jan Marinissen

28

Conclusion

- 3D-SiC: hot topic w.r.t. processing, design, and now also test
- 3D-Test Standardization Study Group active per January 2010
- Topics under discussion
 - Die and Stack Test
 1. DfT test access architecture
 2. Wafer probe interface
 - Access for Board-Level Users
 3. Board-level interconnect test
 4. Access to embedded instruments
 - Test Data Formats
 5. Wafer map and device tracking
 6. Standard Test Data Format (STDF)

