

# Code Summary

Input Data (first RS transfer / second RS transfer)	Sync		Bit fields								
	[0]	[1]	[2]								[65]
$D_0D_1D_2D_3 / D_4D_5D_6D_7$	0	1	$D_0$ [0] [7]	$D_1$ [0] [7]	$D_2$ [0] [7]	$D_3$ [0] [7]	$D_4$ [0] [7]	$D_5$ [0] [7]	$D_6$ [0] [7]	$D_7$ [0] [7]	
$Z_0Z_1Z_2Z_3 / Z_4Z_5Z_6Z_7$	1	0	$0x1e$ "01111000"	$C_0$ [0] [6]	$C_1$ [0] [6]	$C_2$ [0] [6]	$C_3$ [0] [6]	$C_4$ [0] [6]	$C_5$ [0] [6]	$C_6$ [0] [6]	$C_7$ [0] [6]
$Z_0Z_1Z_2Z_3 / S_4D_5D_6D_7$	1	0	$0x33$	$C_0$	$C_1$	$C_2$	$C_3$		$D_5$	$D_6$	$D_7$
$S_0D_1D_2D_3 / D_4D_5D_6D_7$	1	0	$0x78$	$D_1$	$D_2$	$D_3$	$D_4$	$D_5$	$D_6$	$D_7$	
$T_0Z_1Z_2Z_3 / Z_4Z_5Z_6Z_7$	1	0	$0x87$		$C_1$	$C_2$	$C_3$	$C_4$	$C_5$	$C_6$	$C_7$
$D_0T_1Z_2Z_3 / Z_4Z_5Z_6Z_7$	1	0	$0x99$	$D_0$		$C_2$	$C_3$	$C_4$	$C_5$	$C_6$	$C_7$
$D_0D_1T_2Z_3 / Z_4Z_5Z_6Z_7$	1	0	$0xaa$	$D_0$	$D_1$		$C_3$	$C_4$	$C_5$	$C_6$	$C_7$
$D_0D_1D_2T_3 / Z_4Z_5Z_6Z_7$	1	0	$0xb4$	$D_0$	$D_1$	$D_2$		$C_4$	$C_5$	$C_6$	$C_7$
$D_0D_1D_2D_3 / T_4Z_5Z_6Z_7$	1	0	$0xcc$	$D_0$	$D_1$	$D_2$	$D_3$		$C_5$	$C_6$	$C_7$
$D_0D_1D_2D_3 / D_4T_5Z_6Z_7$	1	0	$0xd2$	$D_0$	$D_1$	$D_2$	$D_3$	$D_4$		$C_6$	$C_7$
$D_0D_1D_2D_3 / D_4D_5T_6Z_7$	1	0	$0xe1$	$D_0$	$D_1$	$D_2$	$D_3$	$D_4$	$D_5$		$C_7$
$D_0D_1D_2D_3 / D_4D_5D_6T_7$	1	0	$0xff$	$D_0$	$D_1$	$D_2$	$D_3$	$D_4$	$D_5$	$D_6$	

- all undefined bit fields (in yellow) are set to zero for 10GbE

# RS “Z” code to 7 bit “C” field mapping

RS Z value	name	shorthand	7-bit C field line code
0x07,1	idle	[I]	0x00
0xfb,1	start	[S]	encoded by TYPE byte
0xfd,1	terminate	[T]	encoded by TYPE byte
0xfe,1	error	[E]	0x1e
0x1c,1	reserved0	-	0x2d
0x3c,1	reserved1	-	0x33
0x7c,1	reserved2	-	0x4b
0xbc,1	reserved3	-	0x55
0xdc,1	reserved4	-	0x66
0xf7,1	reserved5	-	0x78

# Code Summary

Input Data (first RS transfer / second RS transfer)	Sync		Bit fields								
	[0]	[1]	[2]								[65]
$D_0D_1D_2D_3 / D_4D_5D_6D_7$	0	1	$D_0$ [0] [7]	$D_1$ [0] [7]	$D_2$ [0] [7]	$D_3$ [0] [7]	$D_4$ [0] [7]	$D_5$ [0] [7]	$D_6$ [0] [7]	$D_7$ [0] [7]	
$Z_0Z_1Z_2Z_3 / Z_4Z_5Z_6Z_7$	1	0	0x1e "01111000"	$C_0$ [0] [6]	$C_1$ [0] [6]	$C_2$ [0] [6]	$C_3$ [0] [6]	$C_4$ [0] [6]	$C_5$ [0] [6]	$C_6$ [0] [6]	$C_7$ [0] [6]
$Z_0Z_1Z_2Z_3 / S_4D_5D_6D_7$	1	0	0x33	$C_0$	$C_1$	$C_2$	$C_3$		$D_5$	$D_6$	$D_7$
$S_0D_1D_2D_3 / D_4D_5D_6D_7$	1	0	0x78	$D_1$	$D_2$	$D_3$	$D_4$	$D_5$	$D_6$	$D_7$	
$T_0Z_1Z_2Z_3 / Z_4Z_5Z_6Z_7$	1	0	0x87		$C_1$	$C_2$	$C_3$	$C_4$	$C_5$	$C_6$	$C_7$
$D_0T_1Z_2Z_3 / Z_4Z_5Z_6Z_7$	1	0	0x99	$D_0$		$C_2$	$C_3$	$C_4$	$C_5$	$C_6$	$C_7$
$D_0D_1T_2Z_3 / Z_4Z_5Z_6Z_7$	1	0	0xaa	$D_0$	$D_1$		$C_3$	$C_4$	$C_5$	$C_6$	$C_7$
$D_0D_1D_2T_3 / Z_4Z_5Z_6Z_7$	1	0	0xb4	$D_0$	$D_1$	$D_2$		$C_4$	$C_5$	$C_6$	$C_7$
$D_0D_1D_2D_3 / T_4Z_5Z_6Z_7$	1	0	0xcc	$D_0$	$D_1$	$D_2$	$D_3$		$C_5$	$C_6$	$C_7$
$D_0D_1D_2D_3 / D_4T_5Z_6Z_7$	1	0	0xd2	$D_0$	$D_1$	$D_2$	$D_3$	$D_4$		$C_6$	$C_7$
$D_0D_1D_2D_3 / D_4D_5T_6Z_7$	1	0	0xe1	$D_0$	$D_1$	$D_2$	$D_3$	$D_4$	$D_5$		$C_7$
$D_0D_1D_2D_3 / D_4D_5D_6T_7$	1	0	0xff	$D_0$	$D_1$	$D_2$	$D_3$	$D_4$	$D_5$	$D_6$	

- all undefined bit fields (in yellow) are set to zero for 10GbE

# RS “Z” code to 7 bit “C” field mapping

RS Z value	name	shorthand	7-bit C field line code
0x07,1	idle	[I]	0x00
0xfb,1	start	[S]	encoded by TYPE byte
0xfd,1	terminate	[T]	encoded by TYPE byte
0xfe,1	error	[E]	0x1e
0x1c,1	reserved0	-	0x2d
0x3c,1	reserved1	-	0x33
0x7c,1	reserved2	-	0x4b
0xbc,1	reserved3	-	0x55
0xdc,1	reserved4	-	0x66
0xf7,1	reserved5	-	0x78