

IEEE 802.3 400 Gb/s Ethernet Study Group Informal Communication

Source: IEEE 802.3 400 Gb/s Ethernet Study Group¹

To:

Stephen Trowbridge	Chairman, ITU-T Study Group 15 steve.trowbridge@alcatel-lucent.com
Peter Stassar	Rapporteur, ITU-T Q6/15 peter.stassar@huawei.com
Pete Anslow	Associate Rapporteur, ITU-T Q6/15 panslow@ciena.com
Mark Jones	Rapporteur, ITU-T Q11/15 mark.jones@xtera.com

CC:

Paul Nikolich	Chair, IEEE 802 LMSC p.nikolich@ieee.org
David Law	Chair, IEEE 802.3 Ethernet Working Group dlaw@hp.com
Wael Diab	Vice-chair, IEEE 802.3 Ethernet Working Group wdiab@broadcom.com
Adam Healey	Secretary, IEEE 802.3 Ethernet Working Group adam.healey@lsi.com

From: John D'Ambrosia
John_DAmbrosia@dell.com

Subject: Informal communication reply to ITU-T Study Group 15

Approval: Agreed to at IEEE 802.3 400 Gb/s Ethernet Study Group meeting, York, UK, 3 September 2013

Dear Mr. Trowbridge and members of ITU-T Study Group 15,

Thank you for your response to our communication concerning the formation of the 400 Gb/s Ethernet Study Group.

The 400 Gb/s Ethernet Study Group held its 3rd meeting from 2 to 3 September 2013 in York, UK. At our 2nd and 3rd meetings, the Study Group adopted the following objectives:

- Support a MAC data rate of 400 Gb/s
- Support full duplex operation only
- Preserve the Ethernet frame format utilizing the Ethernet MAC

¹ This document solely represents the views of the IEEE 802.3 400 Gb/s Ethernet Study Group, and does not necessarily represent a position of the IEEE, the IEEE Standards Association, IEEE 802 or the IEEE 802.3 Working Group

- Preserve minimum and maximum FrameSize of current Ethernet standard
- Provide appropriate support for OTN
- Specify optional Energy Efficient Ethernet (EEE) capability for 400Gb/s PHYs
- Support optional 400 Gb/s Attachment Unit Interfaces for chip-to-chip and chip-to-module applications

Concerning the other aspects mentioned in your liaison statement (overall bit-rate for 400 Gb/s Ethernet including line coding; numbers, relationship and coding of physical and logical lanes; FEC present on the interface; and assumptions and requirements on error performance), you are correct in your understanding that with the exception of error performance, these are the kinds of issues we would expect to address during the consideration of proposals in the task force phase after a PAR (project authorization request) has been approved. The earliest we would expect a PAR to be submitted is at the March 2014 plenary in Beijing.

Our web and email reflector area can be found at: <http://ieee802.org/3/400GSG/index.html>

Materials from our three meetings held so far can be found at:

Victoria, BC, Canada	17 May 2013	http://ieee802.org/3/400GSG/public/13_05/index.shtml
Geneva, Switzerland	16-18 July 2013	http://ieee802.org/3/400GSG/public/13_07/index.shtml
York, UK	2-3 September 2013	http://ieee802.org/3/400GSG/public/13_09/index.shtml

Sincerely,

John D'Ambrosia
Chair, IEEE 802.3 400 Gb/s Ethernet Study Group
<John_DAmbrosia@dell.com>