



# DC MPS

Heath Stewart

# Presentation Objectives

- Create an implementable set of rules
  - Clean up inconsistencies
  - Improve clarity
- Clearly sort requirements into
  - Type 1 and 2
  - Type 3 and 4, connected to Single-signature PD
  - Type 3 and 4, connected to Dual-signature PD

# New DC MPS Requirements Have Become Polluted by Insertion

## 33.2.9.1.2 PSE DC MPS component requirements

A PSE shall consider the DC MPS component to be present if  $I_{Port-2P}$  or the sum of  $I_{port-2P}$  of both pairs of the same polarity is greater than or equal to  $I_{Hold\ max}$  for a minimum of  $T_{MPS}$ . A PSE shall consider the DC MPS component to be absent if  $I_{Port-2P}$  or the sum of  $I_{port-2P}$  of both pairs of the same polarity is less than or equal to  $I_{Hold\ min}$ . A PSE may consider the DC MPS component to be either present or absent if  $I_{Port-2P}$  or the sum of  $I_{port-2P}$  of both pairs of the same polarity is in the range of  $I_{Hold}$ .

The values of  $I_{Port-2P}$  or the sum of  $I_{port-2P}$  of both pairs of the same polarity and the corresponding values of  $I_{Hold}$  shall meet the conditions specified in Table 33–11.

A Type 3 or Type 4 PSE, when connected to a single-signature PD, shall monitor either the sum of  $I_{port-2P}$  of both pairs of the same polarity or the pairset with the highest  $I_{Port-2P}$  current value and use the appropriate  $I_{Hold}$  level shown in Table 33–11. Power shall be removed from the PI when DC MPS has been absent for a duration greater than  $T_{MPDO}$ .

A Type 3 or Type 4 PSE, when connected to a dual-signature PD shall monitor each pairset and use the appropriate  $I_{Hold}$  level shown in Table 33–11. The PSE shall remove power from any pairset on which the DC MPS has been absent for a duration greater than  $T_{MPDO}$ .

The specification for  $T_{MPS}$  in Table 33–11 applies only to the DC MPS component. The PSE shall not remove power from the port when  $I_{Port-2P}$  or the sum of  $I_{port-2P}$  of both pairs of the same polarity is greater than or equal to  $I_{Hold\ max}$  continuously for at least  $T_{MPS}$  every  $T_{MPS} + T_{MPDO}$ , as defined in Table 33–11. This allows a PD to minimize its power consumption.

Statements have been introduced in a manner that does not clearly differentiate Type 1 and 2 PSEs from Type 3 and 4 PSEs, when connected to Single and Dual signature PDs. Requirements are overlapping in ways that become difficult to meet.

# Original 802.3at DC MPS Text

## 33.2.9.1.2 PSE DC MPS component requirements

A PSE shall consider the DC MPS component to be present if  $I_{Port}$  is greater than or equal to  $I_{Hold\ max}$  for a minimum of  $T_{MPS}$ . A PSE shall consider the DC MPS component to be absent if  $I_{Port}$  is less than or equal to  $I_{Hold\ min}$ . A PSE may consider the DC MPS component to be either present or absent if  $I_{Port}$  is in the range of  $I_{Hold}$ .

Power shall be removed from the PI when DC MPS has been absent for a duration greater than  $T_{MPDO}$ .

The specification for  $T_{MPS}$  in Table 33–11 applies only to the DC MPS component. The PSE shall not remove power from the port when  $I_{Port}$  is greater than or equal to  $I_{Hold\ max}$  continuously for at least  $T_{MPS}$  every  $T_{MPS} + T_{MPDO}$ , as defined in Table 33–11. This allows a PD to minimize its power consumption.

Definition of DC MPS Present and DC MPS Absent

Rule for Removing Power

Rule for Maintaining Power

Original Text followed a straight-forward template

# Suggested New Text – Outline

## 33.2.9.1.2 PSE DC MPS component requirements

### Header

#### Type 1 and 2

- DC MPS Present/Absent Definitions
- Power Removal Rule
- Power Maintenance Rule

#### Type 3 and 4, connected to Single-signature PD

- DC MPS Present/Absent Definitions
- Power Removal Rule
- Power Maintenance Rule

#### Type 3 and 4, connected to Dual-signature PD

- DC MPS Present/Absent Definitions
- Power Removal Rule
- Power Maintenance Rule

### Footer

The following slides attempt to capture the intent of the Task Force in the Present/Absent definitions and Power Removal/Maintenance rules.

Since the Task Force intent was not clearly indicated by the original text - errors may have been inadvertently introduced.

# Suggested New Text – Header

## 33.2.9.1.2 PSE DC MPS component requirements

All types of PSE, depending on the connected type of PD, will use the applicable  $I_{\text{Hold min}}$ ,  $I_{\text{Hold max}}$ ,  $T_{\text{MPS}}$  and  $T_{\text{MPDO}}$  values as defined in Table 33–11. The specification for  $T_{\text{MPS}}$  in Table 33–11 applies only to the DC MPS component.

[Reference Table 33-11 once](#)

# Improved 802.3at DC MPS Text

## 33.2.9.1.2 PSE DC MPS component requirements

A PSE shall consider the DC MPS component to be present if  $I_{Port}$  is greater than or equal to  $I_{Hold} \max$  ~~continuously~~ for a minimum of  $T_{MPS}$ . A PSE shall consider the DC MPS component to be absent if  $I_{Port}$  is less than or equal to  $I_{Hold} \min$ . A PSE may consider the DC MPS component to be either present or absent if  $I_{Port}$  is in the range of  $I_{Hold}$ .

Power shall be removed from the PI when DC MPS has been absent for a duration greater than  $T_{MPDO}$ .

The specification for  $T_{MPS}$  in Table 33–11 applies only to the DC MPS component. The PSE shall not remove power from the PI port when  $I_{Port}$  ~~is greater than or equal to  $I_{Hold} \max$  continuously for at least  $T_{MPS}$  every~~ DC MPS has been present within the trailing  $T_{MPS} + T_{MPDO}$  window, as defined in Table 33–11. This allows a PD to minimize its power consumption.

Definition of DC MPS Present and DC MPS Absent

Rule for Removing Power

Rule for Maintaining Power

**The 802.3 starting point text can be improved**

- 1) Referencing the DC MPS Present definition**
  - a) Otherwise the DC MPS Present definition is unused**
- 2) Better describing  $T_{MPS} + T_{MPDO}$  as a window**

# Suggested New Text – Type 1 and 2 Section

A **Type 1 and 2** PSE shall consider the DC MPS component to be present if  $I_{\text{Port}}$  is greater than or equal to **the applicable**  $I_{\text{Hold max}}$  **continuously** for a minimum of  $T_{\text{MPS}}$ . A **Type 1 and 2** PSE shall consider the DC MPS component to be absent if  $I_{\text{Port-2P}}$  is less than or equal to **the applicable**  $I_{\text{Hold min}}$ . A **Type 1 and 2** PSE may consider the DC MPS component to be either present or absent if  $I_{\text{Port}}$  is in the range of **the applicable**  $I_{\text{Hold}}$ .

**Type 1 and 2 PSEs shall remove power** ~~shall be removed~~ from the PI when DC MPS has been absent for a duration greater than  $T_{\text{MPDO}}$ .

A **Type 1 and 2** PSE shall not remove power from the ~~port-PI~~ when  $I_{\text{port}}$  ~~is greater than or equal to~~  $I_{\text{Hold max}}$  ~~continuously for at least~~  $T_{\text{MPS}}$  ~~every DC MPS has been present within the trailing~~  $T_{\text{MPS}} + T_{\text{MPDO}}$  ~~window, as defined in Table 33-11.~~

**Definition of DC MPS Present and DC MPS Absent**

**Rule for Removing Power**

**Rule for Maintaining Power**

# Selected Old Text – Type 3 and 4, Single-sig PD Section

## 33.2.9.1.2 PSE DC MPS component requirements

A PSE shall consider the DC MPS component to be present if  $I_{\text{Port-2P}}$  or the sum of  $I_{\text{port-2P}}$  of both pairs of the same polarity is greater than or equal to  $I_{\text{Hold max}}$  for a minimum of  $T_{\text{MPS}}$ . A PSE shall consider the DC MPS component to be absent if  $I_{\text{Port-2P}}$  or the sum of  $I_{\text{port-2P}}$  of both pairs of the same polarity is less than or equal to  $I_{\text{Hold min}}$ . A PSE may consider the DC MPS component to be either present or absent if  $I_{\text{Port-2P}}$  or the sum of  $I_{\text{port-2P}}$  of both pairs of the same polarity is in the range of  $I_{\text{Hold}}$ .

The values of  $I_{\text{Port-2P}}$  or the sum of  $I_{\text{port-2P}}$  of both pairs of the same polarity and the corresponding values of  $I_{\text{Hold}}$  shall meet the conditions specified in Table 33–11.

A Type 3 or Type 4 PSE, when connected to a single-signature PD, shall monitor either the sum of  $I_{\text{port-2P}}$  of both pairs of the same polarity or the pairset with the highest  $I_{\text{Port-2P}}$  current value and use the appropriate  $I_{\text{Hold}}$  level shown in Table 33–11. Power shall be removed from the PI when DC MPS has been absent for a duration greater than  $T_{\text{MPDO}}$ .

A Type 3 or Type 4 PSE, when connected to a dual-signature PD shall monitor each pairset and use the appropriate  $I_{\text{Hold}}$  level shown in Table 33–11. The PSE shall remove power from any pairset on which the DC MPS has been absent for a duration greater than  $T_{\text{MPDO}}$ .

The specification for  $T_{\text{MPS}}$  in Table 33–11 applies only to the DC MPS component. The PSE shall not remove power from the port when  $I_{\text{Port-2P}}$  or the sum of  $I_{\text{port-2P}}$  of both pairs of the same polarity is greater than or equal to  $I_{\text{Hold max}}$  continuously for at least  $T_{\text{MPS}}$  every  $T_{\text{MPS}} + T_{\text{MPDO}}$ , as defined in Table 33–11. This allows a PD to minimize its power consumption.

## Definition of DC MPS Present

A Type 3 or Type 4 PSE, when connected to a single-signature PD, shall consider the DC MPS component to be present if  $I_{\text{Port-2P}}$  of the pairset with the highest current or the sum of  $I_{\text{port-2P}}$  of both pairsets of the same polarity is greater than or equal to the applicable  $I_{\text{Hold max}}$  continuously for a minimum of  $T_{\text{MPS}}$ .

## Definition of DC MPS Absent

A Type 3 or Type 4 PSE, when connected to a single-signature PD, shall consider the DC MPS component to be absent if  $I_{\text{Port-2P}}$  of the pairset with the highest current or the sum of  $I_{\text{port-2P}}$  of both pairsets of the same polarity are less than or equal to the applicable  $I_{\text{Hold min}}$ .

## Rule for Removing Power

Type 3 and 4 PSEs, when connected to a single-signature PD, shall remove power from the PI when DC MPS has been absent for a duration greater than  $T_{\text{MPDO}}$ .

## Rule for Maintaining Power

Type 3 or Type 4 PSEs, when connected to a single-signature PD, shall not remove power from the PI when DC MPS has been present within the trailing  $T_{\text{MPS}} + T_{\text{MPDO}}$  window.

# Rebuilt New Text – Type 3 and 4, Single-sig PD Section

A Type 3 or Type 4 PSE, when connected to a single-signature PD, shall consider the DC MPS component to be present if  $I_{\text{Port-2P}}$  of the pairset with the highest current or the sum of  $I_{\text{Port-2P}}$  of both pairsets of the same polarity is greater than or equal to the applicable  $I_{\text{Hold max}}$  continuously for a minimum of  $T_{\text{MPS}}$ . A Type 3 or Type 4 PSE, when connected to a single-signature PD, shall consider the DC MPS component to be absent if  $I_{\text{Port-2P}}$  of the pairset with the highest current or the sum of  $I_{\text{Port-2P}}$  of both pairsets of the same polarity are less than or equal to the applicable  $I_{\text{Hold min}}$ . A Type 3 or Type 4 PSE, when connected to a single-signature PD, may consider the DC MPS component to be either present or absent if  $I_{\text{Port-2P}}$  of the pairset with the highest current or the sum of  $I_{\text{Port-2P}}$  of both pairsets of the same polarity is within the range of the applicable  $I_{\text{Hold}}$ .

Type 3 and 4 PSEs, when connected to a single-signature PD, shall remove power from the PI when DC MPS has been absent for a duration greater than  $T_{\text{MPDO}}$ .

Type 3 or Type 4 PSEs, when connected to a single-signature PD, shall not remove power from the PI when DC MPS has been present within the trailing  $T_{\text{MPS}} + T_{\text{MPDO}}$  window.

## Definition of DC MPS Present

A Type 3 or Type 4 PSE, when connected to a single-signature PD, shall consider the DC MPS component to be present if  $I_{\text{Port-2P}}$  of the pairset with the highest current or the sum of  $I_{\text{Port-2P}}$  of both pairsets of the same polarity is greater than or equal to the applicable  $I_{\text{Hold max}}$  continuously for a minimum of  $T_{\text{MPS}}$ .

## Definition of DC MPS Absent

A Type 3 or Type 4 PSE, when connected to a single-signature PD, shall consider the DC MPS component to be absent if  $I_{\text{Port-2P}}$  of the pairset with the highest current or the sum of  $I_{\text{Port-2P}}$  of both pairsets of the same polarity are less than or equal to the applicable  $I_{\text{Hold min}}$ .

## Rule for Removing Power

Type 3 and 4 PSEs, when connected to a single-signature PD, shall remove power from the PI when DC MPS has been absent for a duration greater than  $T_{\text{MPDO}}$ .

## Rule for Maintaining Power

Type 3 or Type 4 PSEs, when connected to a single-signature PD, shall not remove power from the PI when DC MPS has been present within the trailing  $T_{\text{MPS}} + T_{\text{MPDO}}$  window.

# Selected Old Text – Type 3 and 4, Dual-sig PD Section

## 33.2.9.1.2 PSE DC MPS component requirements

A PSE shall consider the DC MPS component to be present if  $I_{Port-2P}$  or the sum of  $I_{port-2P}$  of both pairs of the same polarity is greater than or equal to  $I_{Hold\ max}$  for a minimum of  $T_{MPS}$ . A PSE shall consider the DC MPS component to be absent if  $I_{Port-2P}$  or the sum of  $I_{port-2P}$  of both pairs of the same polarity is less than or equal to  $I_{Hold\ min}$ . A PSE may consider the DC MPS component to be either present or absent if  $I_{Port-2P}$  or the sum of  $I_{port-2P}$  of both pairs of the same polarity is in the range of  $I_{Hold}$ .

The values of  $I_{Port-2P}$  or the sum of  $I_{port-2P}$  of both pairs of the same polarity and the corresponding values of  $I_{Hold}$  shall meet the conditions specified in Table 33–11.

A Type 3 or Type 4 PSE, when connected to a single-signature PD, shall monitor either the sum of  $I_{port-2P}$  of both pairs of the same polarity or the pairset with the highest  $I_{Port-2P}$  current value and use the appropriate  $I_{Hold}$  level shown in Table 33–11. Power shall be removed from the PI when DC MPS has been absent for a duration greater than  $T_{MPDO}$ .

A Type 3 or Type 4 PSE, when connected to a dual-signature PD shall monitor each pairset and use the appropriate  $I_{Hold}$  level shown in Table 33–11. The PSE shall remove power from any pairset on which the DC MPS has been absent for a duration greater than  $T_{MPDO}$ .

The specification for  $T_{MPS}$  in Table 33–11 applies only to the DC MPS component. The PSE shall not remove power from the port when  $I_{Port-2P}$  or the sum of  $I_{port-2P}$  of both pairs of the same polarity is greater than or equal to  $I_{Hold\ max}$  continuously for at least  $T_{MPS}$  every  $T_{MPS} + T_{MPDO}$ , as defined in Table 33–11. This allows a PD to minimize its power consumption.

## Definition of DC MPS Present

A Type 3 or Type 4 PSE, when connected to a dual-signature PD, shall consider the DC MPS component to be present on a pairset if  $I_{Port-2P}$  is greater than or equal to the applicable  $I_{Hold\ max}$  continuously for a minimum of  $T_{MPS}$ .

## Definition of DC MPS Absent

A Type 3 or Type 4 PSE, when connected to a dual-signature PD, shall consider the DC MPS component to be absent on a pairset if  $I_{Port-2P}$  is less than or equal to the applicable  $I_{Hold\ min}$ .

## Rule for Removing Power

Type 3 or Type 4 PSEs, when connected to a dual-signature PD, shall remove power from a pairset when DC MPS has been absent on that pairset for a duration greater than  $T_{MPDO}$ .

## Rule for Maintaining Power

Type 3 or Type 4 PSEs, when connected to a dual-signature PD, shall not remove power from a pairset when DC MPS has been present on both pairsets within the trailing  $T_{MPS} + T_{MPDO}$  window.

# Rebuilt New Text – Type 3 and 4, Dual-sig PD Section

A Type 3 or Type 4 PSE, when connected to a dual-signature PD, shall consider the DC MPS component to be present or absent on a pairset independently from the other pairset. A Type 3 or Type 4 PSE, when connected to a dual-signature PD, shall consider the DC MPS component to be present on a pairset if  $I_{\text{Port-2P}}$  is greater than or equal to the applicable  $I_{\text{Hold max}}$  continuously for a minimum of  $T_{\text{MPS}}$ . A Type 3 or Type 4 PSE, when connected to a dual-signature PD, shall consider the DC MPS component to be absent on a pairset if  $I_{\text{Port-2P}}$  is less than or equal to the applicable  $I_{\text{Hold min}}$ . A Type 3 or Type 4 PSE, when connected to a dual-signature PD, may consider the DC MPS component on a pairset to be either present or absent if  $I_{\text{Port-2P}}$  is within the range of the applicable  $I_{\text{Hold}}$ .

## Definition of DC MPS Present

A Type 3 or Type 4 PSE, when connected to a dual-signature PD, shall consider the DC MPS component to be present on a pairset if  $I_{\text{Port-2P}}$  is greater than or equal to the applicable  $I_{\text{Hold max}}$  continuously for a minimum of  $T_{\text{MPS}}$ .

## Definition of DC MPS Absent

A Type 3 or Type 4 PSE, when connected to a dual-signature PD, shall consider the DC MPS component to be absent on a pairset if  $I_{\text{Port-2P}}$  is less than or equal to the applicable  $I_{\text{Hold min}}$ .

Type 3 or Type 4 PSEs, when connected to a dual-signature PD, shall remove power from a pairset when DC MPS has been absent on that pairset for a duration greater than  $T_{\text{MPDO}}$ .

## Rule for Removing Power

Type 3 or Type 4 PSEs, when connected to a dual-signature PD, shall remove power from a pairset when DC MPS has been absent on that pairset for a duration greater than  $T_{\text{MPDO}}$ .

Type 3 or Type 4 PSEs, when connected to a dual-signature PD, shall not remove power from a pairset when DC MPS has been present on both pairsets within the trailing  $T_{\text{MPS}} + T_{\text{MPDO}}$  window.

## Rule for Maintaining Power

Type 3 or Type 4 PSEs, when connected to a dual-signature PD, shall not remove power from a pairset when DC MPS has been present on both pairsets within the trailing  $T_{\text{MPS}} + T_{\text{MPDO}}$  window.

# Suggested New Text – Footer

The DC MPS rules allow a PD to minimize its power consumption.

# Conclusion

- DC MPS suggested text eliminates conflicting requirements
- DC MPS suggested text improves clarity
- Any unintentional modifications to DC MPS rules can be easily implemented on this textual baseline

# ANNEX

# Conflicting Requirements – Rogue Rule

## 33.2.9.1.2 PSE DC MPS component requirements

A PSE shall consider the DC MPS component to be present if  $I_{Port-2P}$  or the sum of  $I_{port-2P}$  of both pairs of the same polarity is greater than or equal to  $I_{Hold} \text{ max}$  for a minimum of  $T_{MPS}$ . A PSE shall consider the DC MPS component to be absent if  $I_{Port-2P}$  or the sum of  $I_{port-2P}$  of both pairs of the same polarity is less than or equal to  $I_{Hold} \text{ min}$ . A PSE may consider the DC MPS component to be either present or absent if  $I_{Port-2P}$  or the sum of  $I_{port-2P}$  of both pairs of the same polarity is in the range of  $I_{Hold}$ .

The values of  $I_{Port-2P}$  or the sum of  $I_{port-2P}$  of both pairs of the same polarity and the corresponding values of  $I_{Hold}$  shall meet the conditions specified in Table 33–11.

A Type 3 or Type 4 PSE, when connected to a single-signature PD, shall monitor either the sum of  $I_{port-2P}$  of both pairs of the same polarity or the pairset with the highest  $I_{Port-2P}$  current value and use the appropriate  $I_{Hold}$  level shown in Table 33–11. Power shall be removed from the PI when DC MPS has been absent for a duration greater than  $T_{MPDO}$ .

A Type 3 or Type 4 PSE, when connected to a dual-signature PD shall monitor each pairset and use the appropriate  $I_{Hold}$  level shown in Table 33–11. The PSE shall remove power from any pairset on which the DC MPS has been absent for a duration greater than  $T_{MPDO}$ .

The specification for  $T_{MPS}$  in Table 33–11 applies only to the DC MPS component. The PSE shall not remove power from the port when  $I_{Port-2P}$  or the sum of  $I_{port-2P}$  of both pairs of the same polarity is greater than or equal to  $I_{Hold} \text{ max}$  continuously for at least  $T_{MPS}$  every  $T_{MPS} + T_{MPDO}$ , as defined in Table 33–11. This allows a PD to minimize its power consumption.

Because it is trying to address 2-pair and 4-pair in the same sentence, this rule simultaneously request pairset current to be equal to  $I_{Hold}$ , and requires the sum of the pairset currents to be equal to  $I_{Hold}$ .

# Unclear Requirements – An Example

## 33.2.9.1.2 PSE DC MPS component requirements

A PSE shall consider the DC MPS component to be present if  $I_{Port-2P}$  or the sum of  $I_{port-2P}$  of both pairs of the same polarity is greater than or equal to  $I_{Hold\ max}$  for a minimum of  $T_{MPS}$ . A PSE shall consider the DC MPS component to be absent if  $I_{Port-2P}$  or the sum of  $I_{port-2P}$  of both pairs of the same polarity is less than or equal to  $I_{Hold\ min}$ . A PSE may consider the DC MPS component to be either present or absent if  $I_{Port-2P}$  or the sum of  $I_{port-2P}$  of both pairs of the same polarity is in the range of  $I_{Hold}$ .

The values of  $I_{Port-2P}$  or the sum of  $I_{port-2P}$  of both pairs of the same polarity and the corresponding values of  $I_{Hold}$  shall meet the conditions specified in Table 33–11.

A Type 3 or Type 4 PSE, when connected to a single-signature PD, shall monitor either the sum of  $I_{port-2P}$  of both pairs of the same polarity or the pairset with the highest  $I_{Port-2P}$  current value and use the appropriate  $I_{Hold}$  level shown in Table 33–11. Power shall be removed from the PI when DC MPS has been absent for a duration greater than  $T_{MPDO}$ .

A Type 3 or Type 4 PSE, when connected to a dual-signature PD shall monitor each pairset and use the appropriate  $I_{Hold}$  level shown in Table 33–11. The PSE shall remove power from any pairset on which the DC MPS has been absent for a duration greater than  $T_{MPDO}$ .

The specification for  $T_{MPS}$  in Table 33–11 applies only to the DC MPS component. The PSE shall not remove power from the port when  $I_{Port-2P}$  or the sum of  $I_{port-2P}$  of both pairs of the same polarity is greater than or equal to  $I_{Hold\ max}$  continuously for at least  $T_{MPS}$  every  $T_{MPS} + T_{MPDO}$ , as defined in Table 33–11. This allows a PD to minimize its power consumption.

The first sentence of paragraph 3 appears to form rule for a Type 3 and 4 PSE, connected to a single-signature PD defining “DC MPS absent”. The logic statement is not explicitly connected to the “DC MPS absent” term.

“DC MPS absent” is referenced here, however the only explicit definition appears in paragraph 1. Paragraph 1 appears to apply to only Type 1 and 2 PSEs, but this is not stated.

The explicit DC MPS absent definition in paragraph 1 and the inferred definition in paragraph 3 differ.

**Paragraph 1:** “ $I_{Port-2P}$ ”

**Paragraph 3:** “the pairset with the highest  $I_{Port-2P}$ ”.

The same issue exists for a Type 3 and 4 PSE, connected to a Dual-signature PD.

# Conflicting Requirements – An Example

## 33.2.9.1.2 PSE DC MPS component requirements

A PSE shall consider the DC MPS component to be present if  $I_{\text{Port-2P}}$  or the sum of  $I_{\text{port-2P}}$  of both pairs of the same polarity is greater than or equal to  $I_{\text{Hold max}}$  for a minimum of  $T_{\text{MPS}}$ . A PSE shall consider the DC MPS component to be absent if  $I_{\text{Port-2P}}$  or the sum of  $I_{\text{port-2P}}$  of both pairs of the same polarity is less than or equal to  $I_{\text{Hold min}}$ . A PSE may consider the DC MPS component to be either present or absent if  $I_{\text{Port-2P}}$  or the sum of  $I_{\text{port-2P}}$  of both pairs of the same polarity is in the range of  $I_{\text{Hold}}$ .

The values of  $I_{\text{Port-2P}}$  or the sum of  $I_{\text{port-2P}}$  of both pairs of the same polarity and the corresponding values of  $I_{\text{Hold}}$  shall meet the conditions specified in Table 33–11.

A Type 3 or Type 4 PSE, when connected to a single-signature PD, shall monitor either the sum of  $I_{\text{port-2P}}$  of both pairs of the same polarity or the pairset with the highest  $I_{\text{Port-2P}}$  current value and use the appropriate  $I_{\text{Hold}}$  level shown in Table 33–11. Power shall be removed from the PI when DC MPS has been absent for a duration greater than  $T_{\text{MPDO}}$ .

A Type 3 or Type 4 PSE, when connected to a dual-signature PD shall monitor each pairset and use the appropriate  $I_{\text{Hold}}$  level shown in Table 33–11. The PSE shall remove power from any pairset on which the DC MPS has been absent for a duration greater than  $T_{\text{MPDO}}$ .

The specification for  $T_{\text{MPS}}$  in Table 33–11 applies only to the DC MPS component. The PSE shall not remove power from the port when  $I_{\text{Port-2P}}$  or the sum of  $I_{\text{port-2P}}$  of both pairs of the same polarity is greater than or equal to  $I_{\text{Hold max}}$  continuously for at least  $T_{\text{MPS}}$  every  $T_{\text{MPS}} + T_{\text{MPDO}}$ , as defined in Table 33–11. This allows a PD to minimize its power consumption.

### Based on Rules 1 and 2:

A Type 3 and 4 PSE, connected to a Dual-signature PD, observing

$$I_A = 1\text{mA}$$

$$I_B = 20\text{mA}$$

shall remove power from the pairset  
shall not remove power from the port

### Rule 1:

A PSE shall remove power from the pairset if DC MPS is absent

thus

$$\text{if } I_A < I_{\text{Hold,min}}$$

Power shall be removed

### Rule 2:

$$\text{if } I_A + I_B > I_{\text{Hold,max}}$$

A PSE shall not remove power from the port