| Thread Links | Date Links | ||||
|---|---|---|---|---|---|
| Thread Prev | Thread Next | Thread Index | Date Prev | Date Next | Date Index |
|
Hi Alireza, George, A table is a good idea, but perhaps swap section and function columns and keep the sections in the same order in both tables. Then update the functions column. That way the information is given in the same order as it is found in the
text and there will be fewer differences for the reader to digest between the two tables. Just a suggestion. In the resolution for #402 a few additional changes in the first paragraph (changes highlighted):
The PHY_D device includes the low-speed transmit function and high-speed receive function required for asymmetric operation over the link segment. The top-level arrangement of the high-speed
PMA and PCS receive blocks, low-speed PMA and PCS
transmit blocks, PHY control, link monitor, link synchronization, clock recovery, and OAM functions is shown in Figure 201-2. Best Regards, Scott From: George Zimmerman <george@xxxxxxxxxxxxxxxxxxxx>
EXTERNAL EMAIL:
Do not click links or open attachments unless you know the content is safe
Alireza - looking at this editorially, it might be better to list where things are specified in a table. In many other 802.3 clauses we've been fighting this issue of long sentences with lists
of references and generally find that they are much more readable and useful in a table format. I suggest the below, as a modification to what you have provided. -george In your below, replace: PCS high-speed transmit function is specified in 201.3, PCS low-speed receive function in 201.4, and OAM behavior in 201.3.8. PMA high-speed transmit function is specified
in 201.5, and PMA low-speed receive function in 201.6. PHY control is specified in 201.6.2, link monitor in 201.7.2, link synchronization in 201.7.3, and clock recovery in 201.7.4 with: For the PHY_S, the functions are specified in the sections indicated in Table 201-xxx. Table 201-xxx PHY_S functional specification references Sublayer Function Section PCS high-speed transmit 201.3 PCS low-speed receive 201.4 PCS OAM behavior 201.3.8 PMA high-speed transmit 201.5 PMA low-speed receive 201.6 PMA PHY control 201.6.2 PMA Link Monitor 201.7.2 PMA Link Synchronization 201.7.3 PMA Clock recovery 201.7.4 Similarly for PHY_D: In your below, replace: PCS low-speed transmit function is specified in 201.4, PCS high-speed receive function in 201.3, and OAM behavior in 201.3.8. PMA low-speed transmit function is specified
in 201.6, and PMA high-speed receive function in 201.5. PHY control is specified in 201.6.2, link monitor in 201.7.2, link synchronization in 201.7.3, and clock recovery in 201.7.4. With: For the PHY_D, the functions are specified in the sections indicated in Table 201-yyy. Table 201-yyy PHY_D functional specification references Sublayer Function Section PCS low-speed transmit 201.4 PCS high-speed receive 201.3 PCS OAM behavior 201.3.8 PMA low-speed transmit 201.6 PMA high-speed receive 201.5 PMA PHY control 201.6.2 PMA Link Monitor 201.7.2 PMA Link Synchronization 201.7.3 PMA Clock recovery 201.7.4 From: Alireza Razavi <Alireza.Razavi@xxxxxxxxxxxx>
I am following up on the discussion in today’s meeting regarding comments 401 and 402. I volunteered to rewrite the text related to these two comments.
For comment #401, we can use the following text:
The PHY_S device includes the high-speed transmit function and low-speed receive function required for asymmetric operation over the link segment. The top-level arrangement of the high-speed
PMA and PCS transmit blocks, low-speed PMA and PCS receive blocks, PHY control, link monitor, link synchronization, clock recovery, and OAM functions is shown in Figure 201-1.
While the block diagram illustrates data, status, and control flow among these elements, detailed functional descriptions are provided in the remainder of Clause 201. PCS high-speed transmit
function is specified in 201.3, PCS low-speed receive function in 201.4, and OAM behavior in 201.3.8. PMA high-speed transmit function is specified in 201.5, and PMA low-speed receive function in 201.6. PHY control is specified in 201.6.2, link monitor in
201.7.2, link synchronization in 201.7.3, and clock recovery in 201.7.4
For comment #402, we can use the following text:
The PHY_D device includes the low-speed transmit function and high-speed receive function required for
asymmetric operation over the link segment. The top-level arrangement of the high-speed PMA and PCS transmit blocks, low-speed PMA and PCS receive blocks, PHY control, link monitor, link synchronization, clock recovery, and OAM functions is shown in Figure
201-1.
While the block diagram illustrates data, status, and control flow among these elements, detailed functional descriptions are provided in the remainder of Clause 201. PCS low-speed transmit
function is specified in 201.4, PCS high-speed receive function in 201.3, and OAM behavior in 201.3.8. PMA low-speed transmit function is specified in 201.6, and PMA high-speed receive function in 201.5. PHY control is specified in 201.6.2, link monitor in
201.7.2, link synchronization in 201.7.3, and clock recovery in 201.7.4. Best alireza
To unsubscribe from the STDS-802-3-ISAAC list, click the following link:
https://listserv.ieee.org/cgi-bin/wa?SUBED1=STDS-802-3-ISAAC&A=1 To unsubscribe from the STDS-802-3-ISAAC list, click the following link:
https://listserv.ieee.org/cgi-bin/wa?SUBED1=STDS-802-3-ISAAC&A=1 To unsubscribe from the STDS-802-3-ISAAC list, click the following link: https://listserv.ieee.org/cgi-bin/wa?SUBED1=STDS-802-3-ISAAC&A=1 |