## 64b/66b coding update

## Rick Walker, Birdy Amrutur, Tom Knotts

Agilent Laboratories, Palo Alto, CA
rick_walker@agilent.com
Richard Dugan
Agilent Technologies, Integrated Circuits Business Division, San Jose, CA
richard_dugan@agilent.com

## Topics

- Code update
- Mean Time to False Packet Acceptance
- Coder Block Diagram and Gate Count
- Scrambler design
- Summary


## Building frames with XAUI (HARI) mapping



## Code Overview

Data Codewords have " 01 " sync preamble


Mixed Data/Control frames are identified with a "10" sync preamble. Both the coded 56-bit payload and TYPE field are scrambled


00,11 preambles are considered code errors and cause the packet to be invalidated by forcing an error (E) symbol on the HARI output

## Code Summary



There are three choices per bit, so frames can be composed with 64, 4:1 multiplexors controlled according to 1 of 12 frame types

## Control code mapping

| $\mathbf{8 B} / \mathbf{1 0 B}$ | name | shorthand | 7-bit line code |
| :---: | :---: | :---: | :---: |
| K 28.0 | idle1 | R | $0 \times 00$ |
| K 28.1 | busy idle0 | Kb | 0x1e |
| K 28.2 | reserved0 | - | 0x2d |
| K 23.7 | busy idle1 | Rb | $0 \times 33$ |
| K 27.7 | start | S | encoded by TYPE byte |
| K 29.7 | terminate | T | encoded by TYPE byte |
| K 28.4 | reserved1 | - | $0 \times 4 \mathrm{~b}$ |
| K 28.5 | idle0 | K | $0 \times 55$ |
| K 30.7 | error | E | $0 \times 66$ |
| K 28.7 | reserved2 | - | $0 \times 78$ |

- The 7-bit line codes representing 8B/10B control characters have 4-bit minimum hamming distance.


## False Packet Acceptance Rate

- A key parameter of any code is the rate at which "damaged" packets are accepted as valid. In general, such a failure is capable of hard crashing a computer system.
- For 1Gb Ethernet the Mean Time to False Packet Acceptance (MTTFPA) was calculated to be approximately 60 billion years.
- Because 64b/66b has a uniform 4-bit Hamming protection, a conservative estimate can be made. Assume that packets with four or more errors will generate a false packet acceptance event. In practice, this overestimates the failure rate by about $2^{32}$.


## False Packet Acceptance Rate

- $P=$ coded packet size $=58+1526 * 8^{*} 66 / 64$
- $\mathrm{p}_{\mathrm{e}}=$ bit error rate, $\mathrm{N}=$ number of errors, $\mathrm{t}_{\mathrm{b}}=$ bit time (1/10.3125G).
- probability of N errors in packet of size P :

$$
p\left(N, P, p_{e}\right)=\left(1-p_{e}\right)^{P-N}\left(p_{e}\right)^{N}\binom{P}{N}
$$

- expected time for 4 or more errors:

$$
\operatorname{MTTFP} A>\frac{t_{b i t} P}{1-p(N, P, 0)-p(N, P, 1)-p(N, P, 2)-p(N, P, 3)}
$$

## False Packet Acceptance Rate



## False Packet Acceptance Rate

Summary

- At a $10 \mathrm{e}-9$ BER and $10.3 \mathrm{~Gb} / \mathrm{s}$, the MTTFPA of $64 \mathrm{~b} / 66 \mathrm{~b}$ is approximately equal to the 1 Gb Ethernet $8 \mathrm{~b} / 10 \mathrm{~b}$ performance at $10 \mathrm{e}-11 \mathrm{BER}$
- If 10G Ethernet maintains the same 10e-11 specification for PMD raw error rate, then 64/66b gives 7 orders of magnitude improvement in MTTFPA compared to coding used for 1G Ethernet


## Coder Block Diagram



- Logic: 731 logic cells + 234 flops
- Gearbox + clock generator: ~1400 flops


## Decoder Block Diagram



Gate count

- Logic: 706 logic cells + 144 flops
- Gearbox + clock generator: ~1400 flops


## TX Clock synthesis I



- PLL locks to received XAUI clock
- PLL provides clock to 16:1 MUX


## TX Clock synthesis II



- PLL locks to MUX clock output
- PLL provides clock to XAUI output FIFO


## Scrambling principle

An example 3-bit scrambler/descrambler in serial form:

parallel form:


- Self synchronizing scrambler
- Can be parallelized for efficient implementation
- Using along pattern length reduces possibility of jamming (eg: $x^{58}+x^{19}+1=0$ )
- Long pattern length self-synchronizing scramblers exist that do not compromise Ethernet CRC coverage


## Derivation of Parallel Scrambler

## Start with the Serial form of the Scrambler:



Write the recursion equation:

$$
\mathrm{S} 58=\mathrm{D} 58+\mathrm{S} 19+\mathrm{S} 0 \quad \text { or } \quad \mathrm{D} 58=\mathrm{S} 58+\mathrm{S} 19+\mathrm{S} 0
$$

notice that if we set the data input $==0$, then we get
$0=S 58+S 19+S 0$, which is often written as: $X^{58}+X^{19}+1=0$

## Derivation of Parallel Scrambler

Use recursion equation to write terms for all parallel bits:

$$
\mathrm{S} 58=\mathrm{D} 58+\mathrm{S} 19+\mathrm{S} 0, \text { so } \quad\left\{\begin{array}{l}
\mathrm{S} 128=\mathrm{D} 128+\mathrm{S} 89+\mathrm{S} 70 \\
\mathrm{~S} 127=\mathrm{D} 127+\mathrm{S} 88+\mathrm{S} 69 \\
\mathrm{~S} 126=\mathrm{D} 126+\mathrm{S} 87+\mathrm{S} 68 \\
\ldots \\
\ldots \\
\mathrm{~S} 66=\mathrm{D} 66+\mathrm{S} 27+\mathrm{S} 8 \\
\mathrm{~S} 65=\mathrm{D} 65+\mathrm{S} 26+\mathrm{S} 7
\end{array}\right.
$$

These equations are easily implemented with a parallel register and a handful of XOR gates.

Latency is equal to 2-cascaded, 3-input XOR delays, and 64 scrambled bits are computed all at once.


## Summary

- Since the last meeting, we've finished a gate level implementation and folded the results back into simplifying the code definition
- An analysis of Mean Time to False Packet Acceptance (MTTFPA) shows acceptable performance with 10e-9 BERs.
- Gate counts for 64/66 are reasonable and on par with the complexity of the four $8 \mathrm{~b} / 10 \mathrm{~b}$ decoders need for XAUI
- Clock Generation is straightforward and easy in any process capable of XAUI PLL performance

