
40GBASE-T

Cabling channel MDI-to-MDI

Chris DiMinico
MC Communications/
Panduit
cdiminico@ieee.org


802.3bq (NGBASE-T) Channel Modeling Ad Hoc

- 802.3bq 40GBASE-T Channel Modeling Ad Hoc initiated May Interim Brad. Booth (DELL) and Peter. Cibula (INTEL) Channel Modeling Ad Hoc Co-Chairs

Ad Hoc champions identified to lead critical items;

- Magnetics: Mike Grimwood (Broadcom) and George Zimmerman (affiliated with Commscope) to champion data collection on MDI and isolation path.
- Host PCB: Brad Booth (Dell) and Peter Cibula (Intel) to champion data collection on PCB stackup and noise for 10GBASE-T systems, beginning with their internal teams.
- Cabling: Wayne Larsen (Commscope) and Chris DiMinico to champion the cabling channel MDI-to-MDI efforts outlined on the strawman process slide.


Channel Model Ad Hoc - Proposal for Path Forward



Source: <http://www.ieee802.org/3/bq/public/channelmodeling/index.html>

Potential Path Forward for Channel Modeling Ad Hoc - updated during meeting
zimmerman_02_0513_40GBTah.pdf

40GBASE-T PHY- Channel



PHY-Channel

- MDI/Magnetics
- Host PCB
- Link segment - based upon copper media specified by ISO/IEC JTC1/SC25/WG3 and TIA TR42.7
 - 4 pair, balanced twisted-pair copper cabling
 - Up to 2 connectors
 - Up to at least 30 meters



Channel Model Ad Hoc - Proposal Channel Configurations

Possible Channel Configurations

- “X-Axis” – Cable classes
 - A: ISO Class 1, up to 30m (x-y-z)
 - B: ISO Class 2, up to 30m (x-y-z)
 - C: TIA Category 8, up to 30m (x-y-z)
 - Can this be merged with A?
- “Y-Axis” – Topologies/lengths
 - D: Short channels
 - 150mm-3m-150mm (“really short”) – Worst case reflection #1
 - 0.5m-3m-0.5m (“pretty short”) - Worst case reflection #2
 - 3m - Endpoint to TOR
 - 5m TOR-adjacent
 - E: Other target channels
 - 1m-10m-1m (ISO short reference channel)
 - 30m
 - 30m single patch cord (assuming there is one that meets IL...)
 - 30m asymmetric #1 (1m-26m-3m) – Data center configuration #1
 - 30m asymmetric #3 (1m-24m-5m) – Data center configuration #2
- “Z-Axis” Improvements/Relaxations on A, B, C (reference grimwood_01_0513_40GBT.pdf); “What if” scenarios
 - Improvements
 - 2, 4, 6 dB improved RL
 - 2, 4 dB improved PSNEXT (A,C)
 - Coupling attenuation (Example: Class I/Class II – Contributions show that cabling “far exceeds” current specification)
 - Relaxations
 - Bandwidth (1.6GHz vs. 2.0GHz)
 - Others TBD


Source: <http://www.ieee802.org/3/bq/public/channelmodeling/index.html>

Potential Path Forward for Channel Modeling Ad Hoc - updated during meeting -
zimmerman_02_0513_40GBTah.pdf

Cabling channel characterization

- Identify modeling and measurement test configurations
- Measurements - Testing methodology
 - VNA – BW, step size, etc...
 - Test fixtures
 - File format – Touchstone
- Measurement reporting
 - Impairments - Differential (mixed mode)
 - +IL, RL, etc...

Signal impairments



40GBASE-T link segment



- Transmission and coupling parameters
 - Insertion loss
 - Link segment noise
 - o Noise within link segment –
 - ✓ return loss
 - ✓ mode conversion (balance)
 - ✓ For link segments > NEXT, FEXT and multiple disturber
 - o Noise coupling between link segments
 - ✓ Alien crosstalk - ANEXT, AFEXT and multiple disturber ANEXT and AFEXT
 - o Mode conversion (balance)

Cabling parameters

Transmission parameters	Coupling parameters (within Link segments)	Coupling parameters (between Link segments)	Balance parameters
Insertion Loss	Near-End crosstalk (NEXT) loss	Alien Near-End crosstalk loss (ANEXT)	Transverse conversion loss (TCL) – SCD11
Differential characteristic impedance	Multiple disturber near-end crosstalk (MDNEXT) loss	Multiple Disturber Alien Far-End crosstalk loss (MDANEXT)	Longitudinal conversion loss (LCL) –SDC11
Return Loss	Far-End crosstalk (FEXT) loss Specified as equal level FEXT (ELFEXT)	Alien Near-End crosstalk loss (AFEXT)	Transverse conversion transmission loss (TCTL) – SCD12
Propagation Delay	Multiple disturber Far-end crosstalk (MDFEXT) loss Specified as MDEL FEXT (ELFEXT)	Multiple Disturber Alien Far-End crosstalk loss (MDAFEXT) Specified as power sum (PSAELFEXT)	Longitudinal conversion transmission loss (LCTL) – SDC12
Delay Skew		Specified as power sum (PSAELFEXT)	

Port naming

UNH-IOL



Test fixtures - OCC

Cable pairs

Patch panel ports


*Patch cord connection
to cabling*

VNA - single ended ports


Differential insertion loss

- The differential insertion loss between differential port 1 and differential port 2 is composed of four measurement terms representing the single-ended loss of each half of the differential circuit (i.e. S31 and S42) as well as the single-ended conversion loss terms between each half of the differential circuit (i.e., S32 and S41).

$$S_{d2d1} = \frac{1}{2}(S_{31} - S_{32} + S_{42} - S_{41})$$




- Single-ended conversion loss terms (S32 and S41) represent the pair unbalances.





3 meter cable assembly performed utilizing a vector network analyzer (VNA)

40GBASE-T Cabling channel MDI-MDI

Port naming



Pin	Port A	Port B
1,2	1	2
3,6	3	4
4,5	5	6
7,8	7	8



Port naming

- Up to 16 port VNA connected to both ends of cable pairs under.

VNA - single ended

1
2
3
4
5
6
7
8

Pair Pin – (1,2)

Port A

1
3
5
7

Differential pairs

Pair Pin – (1,2)

Pair Pin – (3,6)

Pair Pin – (4,5)

Pair Pin – (7,8)


2
4
6
8

VNA - single ended

9
10
11
12
13
14
15
16

Port B


S-parameter to impairment mapping



		Port 1		Port 2		Port 3		Port 4	
Port 1	cc	S_{cc11}	RL_{cc11}	S_{cc12}	IL_{cc12}	S_{cc13}	$NEXT_{cc13}$	S_{cc14}	$FEXT_{cc14}$
	cd	S_{cd11}	TCL_{cd11}	S_{cd12}	$TCTL_{cd12}$	S_{cd13}	$NEXT_{cd13}$	S_{cd14}	$FEXT_{cd14}$
	dc	S_{dc11}	LCL_{dc11}	S_{dc12}	$LCTL_{dc12}$	S_{dc13}	$NEXT_{dc13}$	S_{dc14}	$FEXT_{dc14}$
	dd	S_{dd11}	RL_{dd11}	S_{dd12}	IL_{dd12}	S_{dd13}	$NEXT_{dd13}$	S_{dd14}	$FEXT_{dd14}$
Port 2	cc	S_{cc21}	IL_{cc21}	S_{cc22}	RL_{cc22}	S_{cc23}	$FEXT_{cc23}$	S_{cc24}	$NEXT_{cc24}$
	cd	S_{cd21}	$TCTL_{cd21}$	S_{cd22}	TCL_{cd22}	S_{cd23}	$FEXT_{cd23}$	S_{cd24}	$NEXT_{cd24}$
	dc	S_{dc21}	$LCTL_{dc21}$	S_{dc22}	LCL_{dc22}	S_{dc23}	$FEXT_{dc23}$	S_{dc24}	$NEXT_{dc24}$
	dd	S_{dd21}	IL_{dd21}	S_{dd22}	RL_{dd22}	S_{dd23}	$FEXT_{dd23}$	S_{dd24}	$NEXT_{dd24}$
Port 3	cc	S_{cc31}	$NEXT_{cc31}$	S_{cc32}	$NEXT_{cc32}$	S_{cc33}	RL_{cc33}	S_{cc34}	IL_{cc34}
	cd	S_{cd31}	$NEXT_{cd31}$	S_{cd32}	$NEXT_{cd32}$	S_{cd33}	TCL_{cd33}	S_{cd34}	$TCTL_{cd34}$
	dc	S_{dc31}	$NEXT_{dc31}$	S_{dc32}	$NEXT_{dc32}$	S_{dc33}	LCL_{dc33}	S_{dc34}	$LCTL_{dc34}$
	dd	S_{dd31}	$NEXT_{dd31}$	S_{dd32}	$NEXT_{dd32}$	S_{dd33}	RL_{dd33}	S_{dd34}	IL_{dd34}
Port 4	cc	S_{cc41}	$FEXT_{cc41}$	S_{cc42}	$FEXT_{cc42}$	S_{cc43}	IL_{cc43}	S_{cc44}	RL_{cc44}
	cd	S_{cd41}	$FEXT_{cd41}$	S_{cd42}	$FEXT_{cd42}$	S_{cd43}	$TCTL_{cd43}$	S_{cd44}	TCL_{cd44}
	dc	S_{dc41}	$FEXT_{dc41}$	S_{dc42}	$FEXT_{dc42}$	S_{dc43}	$LCTL_{dc43}$	S_{dc44}	LCL_{dc44}
	dd	S_{dd41}	$FEXT_{dd41}$	S_{dd42}	$FEXT_{dd42}$	S_{dd43}	IL_{dd43}	S_{dd44}	RL_{dd44}

S-Parameters and dm, cm and mixed mode parameters

DUT



Green cells – currently specified parameters
 White and yellow cells – parameters to be investigated
 Top table – s-parameter designations
 Bottom table – TIA TR42- naming conventions

S		Port 1 dd	Port 3 dd	Port 5 dd	Port 7 dd	Port 2 dd	Port 4 dd	Port 6 dd	Port 8 dd	Port 1 cd	Port 3 cd	Port 5 cd	Port 7 cd	Port 2 cd	Port 4 cd	Port 6 cd	Port 8 cd	
Port 1	dd	Sdd11	Sdd13	Sdd15	Sdd17	Sdd12	Sdd14	Sdd16	Sdd18	Sdc11	Sdc13	Sdc15	Sdc17	Sdc12	Sdc14	Sdc16	Sdc18	cd
Port 3	dd	Sdd31	Sdd33	Sdd35	Sdd37	Sdd32	Sdd34	Sdd36	Sdd38	Sdc31	Sdc33	Sdc35	Sdc37	Sdc32	Sdc34	Sdc36	Sdc38	cd
Port 5	dd	Sdd51	Sdd53	Sdd55	Sdd57	Sdd52	Sdd54	Sdd56	Sdd58	Sdc51	Sdc53	Sdc55	Sdc57	Sdc52	Sdc54	Sdc56	Sdc58	cd
Port 7	dd	Sdd71	Sdd73	Sdd75	Sdd77	Sdd72	Sdd74	Sdd76	Sdd78	Sdc71	Sdc73	Sdc75	Sdc77	Sdc72	Sdc74	Sdc76	Sdc78	cd
Port 2	dd	Sdd21	Sdd23	Sdd25	Sdd27	Sdd22	Sdd24	Sdd26	Sdd28	Sdc21	Sdc23	Sdc25	Sdc27	Sdc22	Sdc24	Sdc26	Sdc28	cd
Port 4	dd	Sdd41	Sdd43	Sdd45	Sdd47	Sdd42	Sdd44	Sdd46	Sdd48	Sdc41	Sdc43	Sdc45	Sdc47	Sdc42	Sdc44	Sdc46	Sdc48	cd
Port 6	dd	Sdd61	Sdd63	Sdd65	Sdd67	Sdd62	Sdd64	Sdd66	Sdd68	Sdc61	Sdc63	Sdc65	Sdc67	Sdc62	Sdc64	Sdc66	Sdc68	cd
Port 8	dd	Sdd81	Sdd83	Sdd85	Sdd87	Sdd82	Sdd84	Sdd86	Sdd88	Sdc81	Sdc83	Sdc85	Sdc87	Sdc82	Sdc84	Sdc86	Sdc88	cd
Port 1	dc	Scd11	Scd13	Scd15	Scd17	Scd12	Scd14	Scd16	Scd18	Scc11	Scc13	Scc15	Scc17	Scc12	Scc14	Scc16	Scc18	cc
Port 3	dc	Scd31	Scd33	Scd35	Scd37	Scd32	Scd34	Scd36	Scd38	Scc31	Scc33	Scc35	Scc37	Scc32	Scc34	Scc36	Scc38	cc
Port 5	dc	Scd51	Scd53	Scd55	Scd57	Scd52	Scd54	Scd56	Scd58	Scc51	Scc53	Scc55	Scc57	Scc52	Scc54	Scc56	Scc58	cc
Port 7	dc	Scd71	Scd73	Scd75	Scd77	Scd72	Scd74	Scd76	Scd78	Scc71	Scc73	Scc75	Scc77	Scc72	Scc74	Scc76	Scc78	cc
Port 2	dc	Scd21	Scd23	Scd25	Scd27	Scd22	Scd24	Scd26	Scd28	Scc21	Scc23	Scc25	Scc27	Scc22	Scc24	Scc26	Scc28	cc
Port 4	dc	Scd41	Scd43	Scd45	Scd47	Scd42	Scd44	Scd46	Scd48	Scc41	Scc43	Scc45	Scc47	Scc42	Scc44	Scc46	Scc48	cc
Port 6	dc	Scd61	Scd63	Scd65	Scd67	Scd62	Scd64	Scd66	Scd68	Scc61	Scc63	Scc65	Scc67	Scc62	Scc64	Scc66	Scc68	cc
Port 8	dc	Scd81	Scd83	Scd85	Scd87	Scd82	Scd84	Scd86	Scd88	Scc81	Scc83	Scc85	Scc87	Scc82	Scc84	Scc86	Scc88	cc

		Port 1 dd	Port 3 dd	Port 5 dd	Port 7 dd	Port 2 dd	Port 4 dd	Port 6 dd	Port 8 dd	Port 1 dc	Port 3 dc	Port 5 dc	Port 7 dc	Port 2 dc	Port 4 dc	Port 6 dc	Port 8 dc	
Port 1	dd	RLdd11	NEXTdd13	NEXTdd15	NEXTdd17	ILdd12	FEXTdd14	FEXTdd16	FEXTdd18	LCLdc11	NEXTdc13	NEXTdc15	NEXTdc17	LCTLdc12	FEXTdc14	FEXTdc16	FEXTdc18	dc
Port 3	dd	NEXTdd31	RLdd33	NEXTdd35	NEXTdd37	FEXTdd32	ILdd34	FEXTdd36	FEXTdd38	NEXTdc31	LCLdc33	NEXTdc35	NEXTdc37	NEXTdc32	LCTLdc34	FEXTdc36	FEXTdc38	dc
Port 5	dd	NEXTdd51	NEXTdd53	RLdd55	NEXTdd57	FEXTdd52	FEXTdd54	ILdd56	FEXTdd58	NEXTdc51	NEXTdc53	LCLdc55	NEXTdc57	FEXTdc52	FEXTdc54	LCTLdc56	FEXTdc58	dc
Port 7	dd	NEXTdd71	NEXTdd73	NEXTdd75	RLdd77	FEXTdd72	FEXTdd74	FEXTdd76	ILdd78	NEXTdc71	NEXTdc73	NEXTdc75	LCLdc77	FEXTdc72	FEXTdc74	FEXTdc76	LCTLdc78	dc
Port 2	dd	ILdd21	FEXTdd23	FEXTdd25	FEXTdd27	RLdd22	NEXTdd24	NEXTdd26	NEXTdd28	LCTLdc21	FEXTdc23	FEXTdc25	FEXTdc27	LCLdc22	NEXTdc24	NEXTdc26	NEXTdc28	dc
Port 4	dd	FEXTdd41	ILdd43	FEXTdd45	FEXTdd47	NEXTdd42	RLdd44	NEXTdd46	NEXTdd48	FEXTdc41	LCTLdc43	FEXTdc45	FEXTdc47	FEXTdc42	LCLdc44	NEXTdc46	NEXTdc48	dc
Port 6	dd	FEXTdd61	FEXTdd63	ILdd65	FEXTdd67	NEXTdd62	NEXTdd64	RLdd66	NEXTdd68	FEXTdc61	FEXTdc63	LCTLdc65	FEXTdc67	NEXTdc62	NEXTdc64	LCLdc66	NEXTdc68	dc
Port 8	dd	FEXTdd81	FEXTdd83	FEXTdd85	ILdd87	NEXTdd82	NEXTdd84	NEXTdd86	RLdd88	FEXTdc81	FEXTdc83	FEXTdc85	LCTLdc87	NEXTdc82	NEXTdc84	NEXTdc86	LCLdc88	dc
Port 1	cd	TCLcd11	NEXTcd13	NEXTcd15	NEXTcd17	TCTLcd12	FEXTcd14	FEXTcd16	FEXTcd18	RLcc11	NEXTcc13	NEXTcc15	NEXTcc17	ILcc12	FEXTcc14	FEXTcc16	FEXTcc18	cc
Port 3	cd	NEXTcd31	TCLcd33	NEXTcd35	NEXTcd37	FEXTcd32	TCTLcd34	FEXTcd36	FEXTcd38	NEXTcc31	RLcc33	NEXTcc35	NEXTcc37	FEXTcc32	ILcc34	FEXTcc36	FEXTcc38	cc
Port 5	cd	NEXTcd51	NEXTcd53	TCLcd55	NEXTcd57	FEXTcd52	FEXTcd54	TCTLcd56	FEXTcd58	NEXTcc51	NEXTcc53	RLcc55	NEXTcc57	FEXTcc52	FEXTcc54	ILcc56	FEXTcc58	cc
Port 7	cd	NEXTcd71	NEXTcd73	NEXTcd75	TCLcd77	FEXTcd72	FEXTcd74	FEXTcd76	TCTLcd78	NEXTcc71	NEXTcc73	NEXTcc75	RLcc77	FEXTcc72	FEXTcc74	FEXTcc76	ILcc78	cc
Port 2	cd	TCTLcd21	FEXTcd23	FEXTcd25	FEXTcd27	TCLcd22	NEXTcd24	NEXTcd26	NEXTcd28	ILcc21	FEXTcc23	FEXTcc25	FEXTcc27	RLcc22	NEXTcc24	NEXTcc26	NEXTcc28	cc
Port 4	cd	FEXTcd41	TCTLcd43	FEXTcd45	FEXTcd47	NEXTcd42	TCLcd44	NEXTcd46	NEXTcd48	FEXTcc41	ILcc43	FEXTcc45	FEXTcc47	NEXTcc42	RLcc44	NEXTcc46	NEXTcc48	cc
Port 6	cd	FEXTcd61	FEXTcd63	TCTLcd65	FEXTcd67	NEXTcd62	NEXTcd64	TCLcd66	NEXTcd68	FEXTcc61	FEXTcc63	ILcc65	FEXTcc67	NEXTcc62	NEXTcc64	RLcc66	NEXTcc68	cc
Port 8	cd	FEXTcd81	FEXTcd83	FEXTcd85	TCTLcd87	NEXTcd82	NEXTcd84	NEXTcd86	TCLcd88	FEXTcc81	FEXTcc83	FEXTcc85	ILcc87	NEXTcc82	NEXTcc84	NEXTcc86	RLcc88	cc

12-Port VNA

		Port A								Port B									
		Port 1				Port 3				Port 5				Port 7					
		dd	dd	dd	dd	dd	dd	dd	dd	dd	dd	dd	dd	dd	dd	dd	dd		
		Port 1	Port 3	Port 5	Port 7	Port 2	Port 4	Port 6	Port 8	Port 1	Port 3	Port 5	Port 7	Port 2	Port 4	Port 6	Port 8		
		cd	cd	cd	cd	cd	cd	cd	cd	cd	cd	cd	cd	cd	cd	cd	cd		
Port 1	dd	Sdd11	Sdd13	Sdd15	Sdd17	Sdd12	Sdd14	Sdd16	Sdd18	Sdc11	Sdc13	Sdc15	Sdc17	Sdc12	Sdc14	Sdc16	Sdc18	cd	
Port 3	dd	Sdd31	Sdd33	Sdd35	Sdd37	Sdd32	Sdd34	Sdd36	Sdd38	Sdc31	Sdc33	Sdc35	Sdc37	Sdc32	Sdc34	Sdc36	Sdc38	cd	
Port 5	dd	Sdd51	Sdd53	Sdd55	Sdd57	Sdd52	Sdd54	Sdd56	Sdd58	Sdc51	Sdc53	Sdc55	Sdc57	Sdc52	Sdc54	Sdc56	Sdc58	cd	
Port 7	dd	Sdd71	Sdd73	Sdd75	Sdd77	Sdd72	Sdd74	Sdd76	Sdd78	Sdc71	Sdc73	Sdc75	Sdc77	Sdc72	Sdc74	Sdc76	Sdc78	cd	
Port 2	dd	Sdd21	Sdd23	Sdd25	Sdd27	Sdd22	Sdd24	Sdd26	Sdd28	Sdc21	Sdc23	Sdc25	Sdc27	Sdc22	Sdc24	Sdc26	Sdc28	cd	
Port 4	dd	Sdd41	Sdd43	Sdd45	Sdd47	Sdd42	Sdd44	Sdd46	Sdd48	Sdc41	Sdc43	Sdc45	Sdc47	Sdc42	Sdc44	Sdc46	Sdc48	cd	
Port 6	dd	Sdd61	Sdd63	Sdd65	Sdd67	Sdd62	Sdd64	Sdd66	Sdd68	Sdc61	Sdc63	Sdc65	Sdc67	Sdc62	Sdc64	Sdc66	Sdc68	cd	
Port 8	dd	Sdd81	Sdd83	Sdd85	Sdd87	Sdd82	Sdd84	Sdd86	Sdd88	Sdc81	Sdc83	Sdc85	Sdc87	Sdc82	Sdc84	Sdc86	Sdc88	cd	
Port 1	dc	Scd11	Scd13	Scd15	Scd17	Scd12	Scd14	Scd16	Scd18	Scc11	Scc13	Scc15	Scc17	Scc12	Scc14	Scc16	Scc18	cc	
Port 3	dc	Scd31	Scd33	Scd35	Scd37	Scd32	Scd34	Scd36	Scd38	Scc31	Scc33	Scc35	Scc37	Scc32	Scc34	Scc36	Scc38	cc	
Port 5	dc	Scd51	Scd53	Scd55	Scd57	Scd52	Scd54	Scd56	Scd58	Scc51	Scc53	Scc55	Scc57	Scc52	Scc54	Scc56	Scc58	cc	
Port 7	dc	Scd71	Scd73	Scd75	Scd77	Scd72	Scd74	Scd76	Scd78	Scc71	Scc73	Scc75	Scc77	Scc72	Scc74	Scc76	Scc78	cc	
Port 2	dc	Scd21	Scd23	Scd25	Scd27	Scd22	Scd24	Scd26	Scd28	Scc21	Scc23	Scc25	Scc27	Scc22	Scc24	Scc26	Scc28	cc	
Port 4	dc	Scd41	Scd43	Scd45	Scd47	Scd42	Scd44	Scd46	Scd48	Scc41	Scc43	Scc45	Scc47	Scc42	Scc44	Scc46	Scc48	cc	
Port 6	dc	Scd61	Scd63	Scd65	Scd67	Scd62	Scd64	Scd66	Scd68	Scc61	Scc63	Scc65	Scc67	Scc62	Scc64	Scc66	Scc68	cc	
Port 8	dc	Scd81	Scd83	Scd85	Scd87	Scd82	Scd84	Scd86	Scd88	Scc81	Scc83	Scc85	Scc87	Scc82	Scc84	Scc86	Scc88	cc	

Pin	Port A	Port B
1,2	1	2
3,6	3	4
4,5	5	6
7,8	7	8

Measurement 1 ---
144 out of 256 cells (blue)

Pin	Port A	Port B
1,2	1	2
3,6	3	4
4,5	5	6
7,8	7	8

Measurement 2 ---
80 out of 256 (red)

Pin	Port A	Port B
1,2	1	2
3,6	3	4
4,5	5	6
7,8	7	8

Measurement 3 ---
32 out of 256 (yellow)

Volunteers

- Your name here