

IEEE P802.3bs 200 Gb/s and 400 Gb/s Ethernet Task Force Logic Ad Hoc

October 27, 2016

Mark Gustlin - Xilinx

Meeting Notes

- **Any changes to the meeting minutes from the 4/28/16 call?**
- **Reminder of the patent policy: <http://www.ieee802.org/3/patent.html>**
 - Is anyone unfamiliar with it?
- **Attendees names and affiliations will be taken from the Webex participants list.**
If you attend via phone only, or if your employer and affiliation are different, please send me an e-mail.
- **Logic ad hoc location:**
<http://www.ieee802.org/3/bs/public/adhoc/logic/index.shtml>

Agenda

- **200GbE alignment marker characteristics - Pete Anslow, Ciena**
- **SSPR generation - Pete Anslow, Ciena**
- **Autocorrelation of PRBS13Q – Yasuo Hidaka, Fujitsu**

- **Next Logic ad hoc call:**
 - TBD, after the November meeting