

# POWER\_ON multiple true fix & simplification v100

## Info (not part of baseline)

The D2.2 state POWER\_ON for the Type 3 and Type 4 PSE state diagram contains a number of permutations that would cause multiple arcs to be true simultaneously. This baseline fixes those, as well as introducing a compound error variable to simplify the logic. Also, the statement pse\_ss\_mode\_update is added to the POWER\_ON state. This statement was forgotten to include in D2.2 when implementing [ysebootd\\_07\\_1116\\_2p4p.pdf](#)

## 33.2.5.9 Type 3 and Type 4 variables

### **Insert new variables as follows:**

error\_pri

A variable indicating if either a short-circuit or an overload is detected on the Primary Alternative, or if the voltage on the Primary Alternative is outside of the operating range. This variable is set according to logical result of “short\_det\_pri + ovld\_det\_pri + option\_vport\_lim\_pri”.

Values:

FALSE: short\_det\_pri, ovld\_det\_pri, and option\_vport\_lim\_pri are FALSE

TRUE: short\_det\_pri, ovld\_det\_pri, or option\_vport\_lim\_pri is TRUE

error\_sec

A variable indicating if either a short-circuit or an overload is detected on the Secondary Alternative, or if the voltage on the Primary Alternative is outside of the operating range. This variable is set according to logical result of “short\_det\_sec + ovld\_det\_sec + option\_vport\_lim\_sec”.


Values:

FALSE: short\_det\_sec, ovld\_det\_sec, and option\_vport\_lim\_sec are FALSE

TRUE: short\_det\_sec, ovld\_det\_sec, or option\_vport\_lim\_sec is TRUE

### 33.2.5.12 Type 3 and Type 4 state diagrams

Modify Figure 33–15 on page 95 as follows:



## Info (not part of baseline)

For reference, the original D2.2 POWER\_ON state:

