

Proposed Remedy for Comments Regarding V_{oc} Max Limit During Detection of Classifying Only PDs

Andy Gardner and Michael Paul



Problem Summary

Min Max Additional Information Item Parameter Symbol Unit Open circuit voltage V_{OC} 4.75 5.15 Parameters 4 8 1 24 Short circuit current mA changed for D3.1 Valid test probe current mΑ 16 I_{valid} Islew A/ms Output capacitance during detection 200 3.11 See 104.4.4 Maximum detection time See 104.4.4.2 Valid PD detection signature range V_{good_PSE} V 4.05 measured at PSE PI V See 104.4.4.3 Invalid PD detection signature high $V_{bad_hi_PSE}$ range measured at PSE PI Invalid PD detection signature low $V_{bad_lo_PSE}$ 3.7 range measured at PSE PI Signature hold timer for validity See 104.4.4.2 T_{sig hold}


Table 104–3—PSE PI detection state electrical output requirements

- PSEs are now required to limit open-circuit voltage between 4.75V and 5.15V during detection
- Minimum input capacitance of a classifying PD that presents a badhigh signature is not constrained, and this can result in fast slew rates at the PSE when approaching V_{OC} during detection
- These requirements are forcing the detection over-voltage clamp circuit to be both fast and accurate



Example Threshold Design

Assumptions	
Ivalid_max (detection current)	16mA
Cout	100nF
Clamp circuit response time	1µs
Slew Rate	0.16V/µs



Only 3.9% Tolerance Remains for V_{oc} Threshold




Proposed Remedy

- Relax V_{OC} max to what it was in draft 3.0 (5.5V)
- Relaxation of V_{OC} max to 5.5V will potentially interfere with V_{on} for the 12V unregulated classes, but...
- The 12V unregulated classes target automotive applications and do not require classification
 - ➤ Add new footnote to Table 104-1 stating

"ePDs that require Classification for Classes 0 and 1 are not supported."

Design Example with Proposed V_{OC} max Threshold





Questions?



Thank you!

