



100G CR End-to-End Channel Analysis

Jane Lim, Arturo Pachon, Pirooz Tooyserkani

5/15/2019

Contributors

- Alex Haser, Molex
- Scott Sommers, Molex
- Tom Palkert, Molex
- CheeKit Chew, Molex
- Ayman Isaac, Molex
- Nathan Tracy, TE
- Bruce Champion, TE
- Linda Shields, TE
- Matthew Schumacher, TE
- Xiang Fang, Cisco
- Rockwell Hsu, Cisco
- Wei Yao, Cisco

100G CR End-to-End Channel Model

- Add realistic ASIC package BGA and connector footprints as well in host PCB
- Several mated cable models used to create end-to-end channel
 - QSFP-DD 2m 26AWG
 - OSFP 2m 26AWG
 - OSFP 1.5m 28AWG
- Analyze COM impacts of the end-to-end channel
 - Use latest COM scripts 2.60, with config file dated 030119 (see backup slide)

End-to-End Channel Model Overview

- Host PCB stack-up is 30 layers, 150mil thick, with Meg7 material
- Host PCB via stub length is modelled as 7mil
- Diff pair trace width/spacing is 4.5mil/8.5mil
- ASIC package BGA footprint is extracted in HFSS using the same PCB stack-up
- 16 pairs (8 Tx, 8 Rx) QSFP-DD or OSFP SMT Connector and host PCB footprint and wire termination are solved in HFSS

QSFP-DD Channel Buildup

- Channels 1a (new pair) / 2a (legacy pair)




COM 6.5dB trace (table 92-12) + [QSFP-DD footprint & connector (new/legacy pair) + wire termination + 2m 26AWG cable + wire termination + QSFP-DD footprint & connector (new/legacy pair)] + COM 6.5dB trace (table 92-12)

- Channels 1b (new pair) / 2b (legacy pair)





ASIC BGA footprint (mid length via) TX + host PCB trace 4.5" + [QSFP-DD footprint & connector (new/legacy pair) + wire termination + 2m 26AWG cable + wire termination + QSFP-DD footprint & connector (new/legacy pair)] + host PCB trace 4.5" + ASIC BGA footprint (long via) RX

QSFP-DD Channel 1a/2a: Diff. Insertion Loss




QSFP-DD Channel 1b/2b: Diff. Insertion Loss, Return Loss



DUT	IL@26G ball to ball (dB)	FOM _{ILD} (dBrms)	ICN (mV)	COM case 1 (dB)	COM case 2 (dB)	ERL11 (dB)	ERL22 (dB)
Channel 1b (with BGA via, 4.5" host trace, host PCB via, new pair)	27.5	0.52	2.23	2.53	1.98	15.59	16.03
Channel 2b (with BGA via, 4.5" host trace, host PCB via, legacy pair)	27.1	0.63	2.22	2.67	2.30	16.73	17.20


QSFP-DD Channel 1b/2b: Far-end and Near-end Crosstalk




**QSFP-DD
Channel 1b
(new pair)**

**QSFP-DD
Channel 2b
(legacy pair)**

Far-end Crosstalk



Near-end Crosstalk




OSFP Channel Buildup

- Channel 1



COM 6.5dB trace (table 92-12) + [OSFP footprint & connector + wire termination
+ 2m 26AWG cable + wire termination + OSFP footprint & connector] + COM 6.5dB trace (table 92-12)


- Channel 2 (2m 26AWG cable) & Channel 3 (1.5m 28AWG cable)



ASIC BGA footprint (mid length via) TX + host PCB trace 4.5" + [OSFP footprint & connector + wire termination
+ 2m 26AWG / 1.5m 28AWG cable + wire termination + OSFP footprint & connector] + host PCB trace 4.5" + ASIC BGA footprint (long via) RX




10

OSFP Channel 1: Diff. Insertion Loss






DUT	IL@26G ball to ball (dB)	FOM _{ILD} (dBrms)	ICN (mV)	COM case 1 (dB)	COM case 2 (dB)	ERL11 (dB)	ERL22 (dB)
Channel 1 (no BGA via, COM 6.5dB trace, host PCB via, 2m 26AWG)	27.6	0.22	1.11	5.53	4.56	16.42	15.92

OSFP Channel 2: Diff. Insertion Loss, Return Loss



DUT	IL@26G ball to ball (dB)	FOM _{ILD} (dB _{rms})	ICN (mV)	COM case 1 (dB)	COM case 2 (dB)	ERL11 (dB)	ERL22 (dB)
Channel 2 (with BGA via, 4.5" host trace, host PCB via, 2m 26AWG)	27.8	0.25	2.49	3.28	2.71	17.44	16.81

OSFP Channel 3: Diff. Insertion Loss, Return Loss




DUT	IL@26G ball to ball (dB)	FOM _{ILD} (dB _{rms})	ICN (mV)	COM case 1 (dB)	COM case 2 (dB)	ERL11 (dB)	ERL22 (dB)
Channel 3 (with BGA via, 4.5" host trace, host PCB via, 1.5m 28AWG)	25.6	0.20	2.34	3.95	3.41	17.97	17.81

13 OSFP Channel 2/3:


Far-end and Near-end Crosstalk

OSFP
Channel 2
(2m 26AWG)


OSFP
Channel 3
(1.5m 28AWG)



Far-end Crosstalk



Near-end Crosstalk



Analyzing the Results

- BGA footprint cannot be ignored in CR end-to-end channel
 - Interaction of die cap/package/BGA footprint cause nearly a 2dB COM impact
 - Data shows 1.85-2.25 ΔCOM
 - The cable assemblies appear to “pass” COM, but “fail” with realistic connector footprint, BGA footprint, and host trace.
- Algebraic method of concatenating IL doesn’t paint the whole picture
 - All end-to-end channels fit within the 28dB budget
 - Data shows end-to-end channel including 2m cable are 27.1-27.8dB
 - Nominal conditions were used for this analysis
- Only have a small subset of **EARLY** data...
 - 3dB COM seems in reach, but budget is tight!
 - We all hold a piece to the puzzle
 - ... more work must be done.

Next Steps

- Analyze cable assemblies with manufacturing variation
- Rerun COM with new config spreadsheet incl. recent changes under discussions in KR track
- Continue development on connectors, host, cable, etc.

Key Takeaways

- Proceed with caution when doing algebraic concatenation of IL
- The BGA breakout cannot be ignored
- This was great collaborative work, but more work is needed!

Backup Slides

Config_com_ieee8023_93a100GEL-CR-030119

Table 93A-1 parameters			I/O control			Table 93A-3 parameters		
Setting	Units	Information				Parameter	Setting	Units
53.125	GBd		DIAGNOSTICS	0	logical	package_tl_gamma0_a1_a2	[0 0.0009909 0.0002772]	
0.05	GHz		DISPLAY_WINDOW	0	logical	package_tl_tau	6.141E-03	ns/mm
0.01	GHz		CSV_REPORT	1	logical	package_Z_c	[87.5 87.5 ; 92.5 92.5]	Ohm
[1.1e-4 1.1e-4]	nF	[TX RX]	RESULT_DIR	.\\results\\100GEL_WG_{date}\\				
[1 2]		[test cases to run]	SAVE_FIGURES	0	logical			
[12.32; 1.8 1.8]	mm	[test cases]	Port Order	[1 3 2 4]				
[12.32; 1.8 1.8]	mm	[test cases]	RUNTAG	CR_eval_				
[12.32; 1.8 1.8]	mm	[test cases]	COM_CONTRIBUTION	0	logical			
[12.32; 1.8 1.8]	mm	[test cases]	Operational					
[0.87e-4 0.87e-4]	nF	[TX RX]	COM Pass threshold	3	dB	board_tl_gamma0_a1_a2	[0 0.000599 0.0001022]	
50	Ohm		ERL Pass threshold	10.5	dB	board_tl_tau	6.200E-03	ns/mm
[50 50]	Ohm	[TX RX]	DER_0	1.00E-04		board_Z_c	90	Ohm
0.413	V	vp/vf=.694	T_r	6.16E-03	ns	z_bp (TX)	92.7	mm
0.413	V	vp/vf=.694	FORCE_TR	1	logical	z_bp (NEXT)	92.7	mm
0.608	V		Include PCB	0	logical	z_bp (FEXT)	92.7	mm
4			4.7 db/side			z_bp (RX)	92.7	mm
32			TDR and ERL options					
0.75	*fb		TDR	1	logical			
0.54		min	ERL	1	logical			
[-0.34:0.02:0]		[min:step:max]	ERL_ONLY	0	logical			
[0.02:0.12]		[min:step:max]	TR_TDR	0.01	ns			
[-0.06:0.02:0]		[min:step:max]	N	1000				
[-0.1:0.05:0]		[min:step:max]	TDR_Butterworth	1	logical			
24	UI		beta_x	1.70E+09				
0.85			rho_x	0.25				
0.3			fixture delay time	0	enter sec			
[-20:1:0]	dB	[min:step:max]	Receiver testing					
21.25	GHz		RX_CALIBRATION	0	logical			
21.25	GHz		Sigma BBN step	5.00E-03	V			
53.125	GHz		Noise, jitter					
[-6:1:0]		[min:step:max]	sigma_RJ	0.01	UI			
0.6640625	GHz		A_DD	0.02	UI			
			eta_0	8.20E-09	V^2/GHz			
			SNR_TX	33	dB			
			R_LM	0.95				