# P802.3ck D1.0 Comment Resolution Agenda

P802.3ck Editorial Team

IEEE P802.3ck Task Force January 2020

# **KR: 163 (Phil)**

Topic Comment #		Count
COM	[68], [139]	2
TP0a/TP5a Measurement	[30 31 benartsi_3ck_01_0320], [32]	3
RX Jitter tolerance	[33]	1
TX characteristics	[58 ran 3ck 01 0320]	1
Channel Characteristic	[39]	1
	Open comments	8

#### Comment:

C/ 163 SC 163.9.1

P 175

L44

# 68

Mellitz, Richard

Samtec

Comment Type TR

Comment Status D

Vfmin should align with Av in COM table 163-10 since Np=200

SuggestedRemedy

Replace 0.4 with 0.413

Proposed Response

Response Status W

PROPOSED ACCEPT IN PRINCIPLE.

For task force discussion.

## D1.1 Spec. Note it is table 163-5.

Table 163-5-Summary of transmitter specifications at TP0a

Parameter	Reference	Value	Units
Signaling rate		53.125 ± 100 ppm	GBd
Differential pk-pk voltage (max.) <sup>a</sup> Transmitter disabled Transmitter enabled	93.8.1.3	30 1200	mV mV
DC common-mode voltage (max.) <sup>1</sup>	93.8.1.3	1.9	v
DC common-mode voltage (min.) <sup>1</sup>	93.8.1.3	0	v
AC common-mode RMS voltage (max.) <sup>1</sup>	93.8.1.3	30	mV
Effective return loss (ERL) (min.)	163.9.1.1	TBD	dB
Common-mode return loss (min.)	93.8.1.4	TBD	dB
Transmitter steady-state voltage, $v_f(min.)$ Transmitter steady-state voltage, $v_f(max.)$	162.9.3.1.2	0.4 0.6	v
·			

#### Comment:

C/ 163 SC 163.10 P183 L13 # [139

Dawe, Piers Mellanox
Comment Type TR Comment Status D

Slide 6 of heck\_3ck\_01\_0919 shows that the DFE taps are 2 and 3 are always strongly positive, and no taps strongly negative, yet the draft would allow such untypical/hypothetical channels that a real receiver need not, and maybe can't, cope with. kasapi 3ck 01 1119 slide 7 shows the first tap also.

We need sensible minimum tap limits.

#### SuggestedRemedy

Add minimum tap weight limits:

Tap 1: min +0.3 Tap 2: min +0.05

Remembering that a tap weight limit isn't a hard pass-fail limit; channels can go outside it but pay a (very small, for one or two small excursions) increase in COM for the excess ISI noise that they cause:

All other taps: min -0.04 (looser than for CR).

Turn the existing "Normalized DFE coefficient magnitude limit"s into "Normalized DFE coefficient limit"s.

Update definition of COM in 93A.1.

Proposed Response

PROPOSED REJECT.

Response Status W

The comment does provide sufficient evidence that the suggested remedy will not hinder reasonable, practical channels.

For task force discussion. Summary of the suggested remedy:

b(1): change [-0.85, 0.85] to [0.3, 0.85] b(2): change [-0.3 0.3] to [0.05, 0.3]

## D1.1 Spec: b(3,...,Nb): change [-0.2 0.2] -> [-0.04, 0.2]

Decision feedback equalizer (DFE) length	$N_b$	12	UI
Normalized DFE coefficient magnitude limit $n=1$ $n=2$ $n=3$ to $N_b$	b <sub>max</sub> (n)	0.85 0.3 0.2	1


Normalized coefficient magnitude limit for DFE floating taps	$b_{gmax}$	0.05	_
DFE floating tap tail root-sum-of-squares limit	σ <sub>tmax</sub>	0.02	_
DFE floating tap tail starting position	$N_{ts}$	25	_


#### Related material:

http://www.ieee802.org/3/ck/public/19 11/kasapi 3ck 01 1119.pdf http://www.ieee802.org/3/ck/public/19 09/heck 3ck 01 0919.pdf


Tap Weights for bmax(2..n)=0.2

Note: 1st postcursor tap is not shown.





#### Comment:



#### D1.1 Spec:

Table 163-5-Summary of transmitter specifications at TP0a

Parameter	Reference	Value	Units
Signaling rate		53.125 ± 100 ppm	GBd
Differential pk-pk voltage (max.) <sup>a</sup> Transmitter disabled Transmitter enabled	93.8.1.3	30 1200	mV mV
DC common-mode voltage (max.) <sup>1</sup>	93.8.1.3	1.9	v
DC common-mode voltage (min.) <sup>1</sup>	93.8.1.3	0	v
AC common-mode RMS voltage (max.) <sup>1</sup>	93.8.1.3	30	mV
Effective return loss (ERL) (min.)	163.9.1.1	TBD	dB
Common-mode return loss (min.)	93.8.1.4	TBD	dB
Transmitter steady-state voltage, $v_f$ (min.) Transmitter steady-state voltage, $v_f$ (max.)	162.9.3.1.2	0.4 0.6	v
Linear fit pulse peak (min.)	162.9.3.1.2	TBD × v <sub>f</sub>	v
Level separation mismatch ratio $R_{IM}$ (min.)	120D.3.1.2	0.95	_

## Related material:

http://www.ieee802.org/3/ck/public/20 03/benartsi 3ck 01 0320.pdf

• Call for action: Form a brain storming group to tailor the required mathematics

### Comment:

C/ 163	SC	163.9.1.2	P1	76	L 47	# 31	
Ben Artsi,	Liav		Marve	ell		le:	
Comment	Туре	T	Comment Status	D			TPOA TF
betwe	en the	test fixture	test fixture is specified the actual imple tated how to do this	ementati	on is to be taken		
Suggeste	dReme	dy					
			nge for the TP0 - T o be provided with			~26GHz <6dE	B; ILD;
Proposed	Respo	nse	Response Status	W			
PROF	POSED	REJECT.					
	00		does not provide su his comment is ant				a

## D1.1 Spec:

163.9.1.2 Transmitter test fixture	4
	4
Unless otherwise noted, measurements of the transmitter are made at the output of a test fixture (TP0a) as	49
shown in Figure 163–3.	51

## Related material:

http://www.ieee802.org/3/ck/public/20 03/benartsi 3ck 01 0320.pdf

The presentation calls for action to brainstorm solutions.

#### Comment:

The Rx test fixture is embedded as part of the interconnect used for the interference tolerance test. Thus, there is no reason to limit the loss and behavior so tightly as done on line 21. Doing so will not enable connecting more than very few (if any!) Rx lanes to TP5a for testing.

#### SuggestedRemedy

Recommend increasing loss limits to 4dB at 26.56GHz

Proposed Response Status W

PROPOSED REJECT.

[The proposed change in the comment does not contain sufficient detail to understand the specific changes that satisfy the commenter.]

The suggested remedy does not provide a complete solution. For instance, a new insertion loss equation for Equation 163-1 is required.

For task force discussion.

## D1.1 Spec:

4 dB?

The insertion loss of the test fixture shall be between 1.2 dB and 1.6 dB at 26.56 GHz. The magnitude of the insertion loss deviation of the test fixture shall be less than or equal to 0.01 dB from 0.05 GHz to 26.56 GHz.

## The updated proposed response:

Proposed Reject.

No evidence is provided that the impact on TP1a measurement will not be adversely affected.

#### Comment:

Reciever jitter tolerance test is specified at specific frequency points with no specified extrapolation between frequency points. More specifically, 5UI at 40KHz, 0.15UI at 1.33MHz 0.05UI at 4-40MHz. Tx is measured when applying high pass filter on the jitter filtering out much of the low frequency jitter of a transmitter. A transmitter may still comply with the TX specifications and have much more than 0.15UI of jitter at frequecies which reside around a few handers of Hz. Since there is no Rx jitter tolerance requirement at these frequencies: A transmitter may have relatively high jitter at low frequencies and still be compliant. The Rx may not be able to tolerate this jitter while being compliant as well. The interoperability between these specified Tx and Rx is questionable.

#### SuggestedRemedy

Add a sentence that the reciever is expected to meet any frequency point between the specified in table 163-9 while jitter tolerance requirement is linearly extrapolated between any consecutive specified frequency points.

Proposed Response Response Status W
PROPOSED ACCEPT IN PRINCIPLE.

Add the following new text and equation:

"Although the jitter tolerance test is specified at discrete frequencies, a compliant receiver tolerates jitter at any frequency between 40 kHz and 40 MHz with peak-to-peak amplitude according to equation 163-new.

Equation 163-new: jitter(f) = (0.05\*4 MHz / f) for 40 kHz < f < 4 MHz jitter(f) = 0.05 for 4 MHz < f < 40 MHz The receiver under test shall meet the FEC symbol error ratio requirements for each case in Table 163-9.

Table 163-9—Receiver jitter tolerance parameters

Parameter	Case A	Case B	Case C	Case D	Case E	Units
FEC Symbol error ratio	10 <sup>-3</sup>	_				
Jitter frequency	0.04	1.333	4	12	40	MHz
Jitter amplitude (pk-pk)	5	0.15	0.05	0.05	0.05	UI

# D1.1 Spec:

## 163.9.2.4 Receiver jitter tolerance

Receiver jitter tolerance is verified for each pair of jitter frequency and peak-to-peak amplitude values listed in Table 163–9. The test setup shown in Figure 93–12, or its equivalent, is used. The test channel meets the insertion loss requirement for Test 2 in Table 163–8. The synthesizer frequency is set to the specified jitter frequency and the synthesizer output amplitude is adjusted until the specified peak-to-peak jitter amplitude for that frequency is measured at TP0a. The test procedure is the same as the one described in 120D.3.2.1, with the following exceptions:

12

13

14

15

16

17

18

19

20

21

22 23

38

# Comment # 58

#### Comment:

Cl 163 SC 163.9.1 P175 L35 # 58

Ran, Adee Intel

Comment Type T Comment Status D

As was discussed in the January 2020 meeting there is interest in enabling DC-coupled channels in some applications (mainly backplane and C2C) when the two link partners support this operation. Avoiding AC coupling capacitors in the channels can help board design, improve signal integrity, and reduce costs, and it is becoming a common requirement.

Current channel specs refer back to 93.9.4 where it is stated that AC coupling capacitors may not exist between TP0 and TP5, but in that case some specifications may need modifications for interoperability (without stating the modifications explicitly). This leaves the burden of defining new Rx and Tx specifications to implementers and integrators - with no standard to assist them.

Indeed, the current transmitter specifications in 120F.3.1 and in 163.9.1 allow high common mode voltage up to 1.9 V, which is detrimental for DC coupling with modern CMOS devices. This high value is also not useful for Tx design with modern applications.

DC coupling can be supported by limiting the Tx common mode voltage to a more reasonable and useful range. If this is done, the existing specs may be useable without change for DC coupled channels (although receivers may still need special support for this).

This proposal is specific for KR and C2C specifications which require on-board AC coupling; CR and C2M have AC coupling in the cable and in the module, respectively, so they need a separate discussion.

#### SuggestedRemedy

In the transmitter characteristics tables of Clause 163 and Annex 120F, Change the Tx common mode voltage to be between 0.2 and 0.8 volts.

Additional content may be beneficial for the AC coupling subclauses. I intend to provide some text in a presentation, to complement the suggested Tx specs.

#### Proposed Response

Response Status W

PROPOSED ACCEPT IN PRINCIPLE

A presentation related to this comment is anticipated at the March meeting.

In Table 163-5 and Table 120F-1, change DC common-mode voltage (max.) to  $\frac{6.8 \text{ V}}{\text{V}}$ , and DC common-mode voltage (min.) to 0.2 V.

For task force discussion.

#### D1.1 Spec:

Table 163-5—Summary of transmitter specifications at TP0a

Parameter	Reference	Value	Units
Signaling rate		53.125 ± 100 ppm	GBd
Differential pk-pk voltage (max.) <sup>a</sup> Transmitter disabled Transmitter enabled	93.8.1.3	30 1200	mV mV
DC common-mode voltage (max.) <sup>1</sup>	93.8.1.3	1.9	v
DC common-mode voltage (min.) <sup>1</sup>	93.8.1.3	0	v
AC common-mode RMS voltage (max.) <sup>1</sup>	93.8.1.3	30	mV

#### Related material:

http://www.ieee802.org/3/ck/public/20 03/ran 3ck 01 0320.pdf

DC common-mode voltage (max.) <sup>1</sup>	93.8.1.3	<del>1.9</del> <u>0.9</u>	V
DC common-mode voltage (min.) <sup>1</sup>	93.8.1.3	0.2	V
			'

Note: Modified from 0.8 in suggested remedy

#### Note:

Change 0.8 V in proposed response to 0.9 V

#### Comment:

C/ 163 SC 163.10 P181 L26

Ben Artsi, Liav Marvell

Comment Type T Comment Status D

Differential to common mode conversion loss is not defined for a TP0 to TP5 interconnect channel characteristics

SuggestedRemedy

Specify that the differential to common mode conversion loss of TP0 to TP5 shall be [TBD] and correlated to the capability defined in 162.11.5 when measured with an MCB

Proposed Response Status W

PROPOSED ACCEPT IN PRINCIPLE.

For task force discussion.

#### Reference in D1.1 CL162:

162.11.5 Differential to common-mode conversion loss

The cable assembly differential to common-mode conversion loss shall meet the requirements of TBD.

162.11.6 Common-mode to common-mode return loss

The cable assembly common-mode to common-mode return loss shall meet the requirements of TBD.