

C2M module output spec at TP4

Yasuo Hidaka, Credo

Junqing (Phil) Sun, Credo

IEEE P802.3ck Task Force Ad Hoc Meeting

June 10, 2020

Contributor

- ❖ Hiroaki Kukita (Yamaichi Electronics)


Objective

- ❖ Module output spec at TP4 in D1.2 has several TBDs.
- ❖ This work is to obtain reasonable values for some of those TBDs.

Channel Set

ID	Channel Description	IL (dB)	ERL11 (dB)	ERL22 (dB)	ICN (mV)	ILD (dB)
1	lim_3ck_03_0719_m2c Channel1a_TP4	5.0766	11.6805	13.0886	3.0476	0.11369
2	lim_3ck_03_0719_m2c Channel2a_TP4	5.3441	12.3813	13.3755	2.5090	0.13794
3	Yamaichi QSFP top normal	5.5565	15.0307	14.977	4.5338	0.034735
4	Yamaichi QSFP bottom normal	5.5589	15.3961	14.9139	4.6743	0.043043
5	Yamaichi QSFP top worst	5.7402	12.4466	12.8948	4.2753	0.062142
6	Yamaichi QSFP bottom worst	5.8852	12.9025	12.6977	4.4045	0.073612

- Channel 1 and 2 are taken from IEEE P802.3ck channel data web page.
- Channel 3 thru 6 are constructed from Yamaichi QSFP data contributed by Mr Hiroaki Kukita.
 - This QSFP data includes NEXT channel from TP1 to TP4 for TP4 simulation.
 - QSFP was cascaded with module PCB (ito_3ck_01_1118_PCBtrace/Module_Board.s4p) on the module side, and synthesized MCB (with reference IL of MCB defined as EQ 162B-2 and its minimum phase plus same propagation delay as 58.63mm PCB that has 2.3dB loss at 26.5625GHz) on the host side.
- Port 1 : module side (Tx), Port 2 : host side (Rx)
- For TP4 NE (Near End), port 2 is directly measured.
- For TP4 FE (Far End), port 2 is attached with C1 (19fF) + 9.6dB PCB (244.7mm) + C0 (29fF) before measurement.





Simulation Conditions

- ❖ 42 test cases for each of TP4 Near End and TP4 Far End
- ❖ 6 C2M channels
- ❖ 7 cases of Tx PKG zp ([2 3 4 5 6 7 8] mm)
 - ❖ No Rx PKG
- ❖ COM parameters (full list in back up)
- ❖ COM tool version 2.93

Parameter	Value	Parameter	Value	Parameter	Value
Tx C_d	85 fF	min c(0)	0.6	f_r	0.75 * fb
Tx L_s	120 pH	c(-1)	[-0.3:0.02:0]	T_r	6.160714 ps
Tx C_b	30 fF	c(-2)	[0:0.02:0.1]	DER_0	1E-5
Tx C_p	75 fF	c(-3)	[0]	sigma_RJ	0.01 UI
Tx R_d	45 ohm	c(1)	[-0.1:0.05:0]	A_DD	0.02 UI
A_v	0.391 V	g_DC	[-14:1:-3]	eta_0	4.1E-8V^2/GHz
A_fe	0.391 V	g_DC_HP	[-3:0.5:0]	SNR_TX	33 dB
A_ne	0.417 V	f_z	12.58 GHz	R_LM	0.95
N_b	4	f_p1	20 GHz		
b_max(1)	0.4	f_p2	28 GHz		
b_max(2..4)	0.15	f_HP_PZ	fb / 40		



VEC results

- For Near End, all simulated cases barely passed VEC ≤ 7.0 dB.
- For Far End, all simulated cases barely passed VEC ≤ 6.7 dB.
- Variation for Far End is lower than Near End.
- TX zp=7mm is worse than other zp length in most cases. This is due to reflection in Tx package, similar to TX zp=13mm at TP1a.



EH results

- For Near End, all simulated cases passed EH ≥ 52.5 mV.
- For Far End, all simulated cases passed EH ≥ 25.4 mV.



CTLE results

- Variation is rather small except gDC at Far End.



Summary

- ❖ Recommend the following specifications at TP4:

	TP4 Near End	TP4 Far End
VEC (dB)	≤ 7.5	≤ 7.0
EH (mV)	≥ 50.0	≥ 24.0
gDC (dB)	min -5.0 max -3.0 step 1.0	min -9.0 max -3.0 step 1.0
gDC2 (dB)	min -2.0 max 0.0 step 0.5	min -3.0 max -1.5 step 0.5

Backup Slides

TP4 COM Spread Sheet

Table 93A-1 parameters				I/O control			Table 93A-3 parameters		
Parameter	Setting	Units	Information	DIAGNOSTICS	0	logical	Parameter	Setting	Units
f_b	53.125	GBd		DISPLAY_WINDOW	0	logical	package_tl_gamma0_a1_a2	[0 0.0009909 0.0002772]	
f_min	0.05	GHz		CSV_REPORT	1	logical	package_tl_tau	6.141E-03	ns/mm
Delta_f	0.01	GHz		RESULT_DIR	.\results\100GEL_C2M_{date}\		package_Z_c	[87.5 87.5 ; 92.5 92.5]	Ohm
C_d	[0.85e-4 0]	nF	[TX RX]	SAVE FIGURES	0	logical	benartsi_3ck_01_0119 & mellitz_3ck_01_0119		
L_s	[0.12 0]	nH	[TX RX]	Port Order	[1 3 2 4]		Table 92-12 parameters		
C_b	[0.3e-4 0]	nF	[TX RX]	RUNTAG	KR_eval_		Parameter	Setting	
z_p select	[1]		[test cases to run]	COM CONTRIBUTION	0	logical	board_tl_gamma0_a1_a2	[0 3.8206e-04 9.5909e-05]	
z_p (TX)	[2 6; 0 0]	mm	[test cases]	Operational			board_tl_tau	5.790E-03	ns/mm
z_p (NEXT)	[0 0; 0 0]	mm	[test cases]	COM Pass threshold	3	dB	board_Z_c	100	Ohm
z_p (FEXT)	[2 6; 0 0]	mm	[test cases]	ERL Pass threshold	10.5	dB	z_bp (TX)	110.3	mm
z_p (RX)	[0 0; 0 0]	mm	[test cases]	DER_0	1.00E-05		z_bp (NEXT)	110.3	mm
C_p	[0.75e-4 0.0e-4]	nF	[TX RX]	T_r	0.006160714	ns	z_bp (FEXT)	110.3	mm
R_0	50	Ohm		FORCE_TR	1	logical	z_bp (RX)	110.3	mm
R_d	[45 50]	Ohm	[TX RX]	Local Search	0		C_0	[0.29e-4]	nF
A_v	0.391	V		TDR and ERL options			C_1	[0.19e-4]	nF
A_fe	0.391	V		TDR	1	logical	Include PCB	0	logical
A_ne	0.417	V		ERL	1	logical	Floating Tap Control		
L	4			ERL_ONLY	0	logical	N_bg	0	0 1 2 or 3 groups
M	32			TR_TDR	0.01	ns	N_bf	0	taps per group
filter and Eq				N	400		N_f	40	UI span for floating taps
f_r	0.75	*fb		beta_x	0		bmaxg	0.05	max DFE value for floating taps
c(0)	0.6		min	rho_x	0.618		B_float_RSS_MAX	0.02	rss tail tap limit
c(-1)	[-0.3:0.02:0]		[min:step:max]	fixture delay time	[0 0]	port1 port2	N_tail_start	25	(UI) start of tail taps limit
c(-2)	[0:0.02:0.1]		[min:step:max]	TDR_W_TXPKG	0		ICN parameters		
c(-3)	[-0.00:0.02: 0]		[min:step:max]	N_bx	4	UI	f_v	0.723	*Fb
c(1)	[-0.1:0.05:0]		[min:step:max]	Receiver testing			f_f	0.723	*Fb
N_b	4	UI		RX_CALIBRATION	0	logical	f_n	0.723	*Fb
b_max(1)	0.4			Sigma BBN step	5.00E-03	V	f_2	39.844	GHz
b_max(2..N_b)	0.15			Noise, jitter			A_ft	0.600	V
b_min(1)	-0.4			sigma_RJ	0.01	UI	A_nt	0.600	V
b_min(2..N_b)	-0.15			A_DD	0.02	UI	TBD in document		under consideration
g_DC	[-14:1:-3]	dB	[min:step:max]	eta_0	4.10E-08	V^2/GHz	new		
f_z	12.58	GHz		SNR_TX	33	dB			
f_p1	20	GHz		R_LM	0.95				
f_p2	28	GHz							
g_DC_HP	[-3:0.5:0]		[min:step:max]						
f_HP_PZ	1.328125	GHz							

EW results

- This may be inaccurate, because the algorithm in the COM tool is not compliant to 120E.4.2.
- Resolution is limited to 1/32 UI.
- Full waveform simulation or measurement is required to get a reasonable spec value.

