Timestamp Granularity for Multi-PCS Lane Interface

Xiang He (Huawei) Jingfei Lv (Huawei) Silvana Rodrigues (Huawei)

802.3cx ad hoc – 10/20/2020

Background – Multi-PCS lane distribution

• <u>tse 3cx 02 0520</u> gave three possible solutions to compensate timestamp error caused by multi-PCS lane distribution.



Background – Proposed solutions

- <u>tse_3cx_02_0520</u> lists three options to generate timestamps at Tx:
 - Option A: 66B blocks and timestamps are not aligned at NxPCS lane transmitter
 - Option B: 66B blocks and timestamps are aligned at NxPCS lane transmitter
 - Option C: 66B blocks are aligned but timestamps are not aligned at NxPCS lane transmitter
- And two methods for compensating multi-PCS lane distribution delay
 - Method 1: Account for the delay between the MII and the lane that carries the message timestamp point of the PTP message
 - Method 2: Use a constant delay regardless of which lane carries the message timestamp point, because the Tx+Rx lane distribution delay is a constant for every lane.
- Two different approaches were proposed in <u>tse_3cx_02_0520</u> and <u>he_3cx_01_0520</u>.
 - Approach 1: Option C + Method 2, where Tx and Rx compensate a constant delay instead of the accurate delay, because the sum of the end-to-end intrinsic delay is constant.
 - Approach 2: Option B + Method 1, where Tx and Rx accurately compensate TS delay from xMII to MDI.
 - Fully interoperable with "Option A + Method 1".

Timestamp Accuracy vs Timestamp "Granularity"

- Question was raised on timestamp granularity between PCS lanes.
 - All PCS lanes have the same timestamp when using Tx Option B.
 - Each PCS lane has different timestamps for Tx Option A and C.
- Granularity could be interpreted in two ways:
 - 1. Timestamp quantization steps between different PCS lanes
 - 2. Timestamp quantization steps between different PTP messages
- For higher timestamp accuracy, "2" is more important.
 - Both 1 & 2 could be maintained with proper definition, but there is no need to keep 1 to a finer value because non-PTP messages does not carry timestamps.
- The following slides give three examples explaining the different definitions of granularity.

Example 1: "Coarse granularity" on PCS lanes, "fine granularity" for PTP message timestamps

- "Option B + Method 1" as defined in tse multilane TE analysis.
- Because blocks on the PCS lanes are aligned before sending, all lanes share the same "departure timestamp".
- The timestamps on the PCS lanes may not be the actual timestamps transmitted for PTP messages because distribution latency will be compensated.
- The actual timestamp has a much finer granularity.



Example 2: "Fine granularity" on PCS lanes and "fine granularity" for PTP message timestamps

• This is equivalent to "Option A + Method 1".

- Because Rx uses the same method as Example 1, it is fully interoperable with Option B.
- The timestamps on the PCS lanes are different because Tx does not require alignment at MDI.



Example 3: "Fine granularity" on PCS lanes but "coarse granularity" for PTP message timestamps

- This is equivalent to "Option C + Method 2".
- Each PCS lane has its own timestamp.
- The timestamp transmitted did not account for PCS lane distribution delay.
- Actual PTP message timestamps do not benefit from the 640 ps timestamp steps between the PCS lanes.
- Actual PTP message timestamps granularity is 12160 ps because they are not compensated based on the lane number.



Summary

- Option B + Method 1
 - All PCS lanes share the same timestamp (granularity_PCS = 12160 ps)
 - Each PTP message has accurate timestamp (granularity_PTP = 1 bit time).
- Option A + Method 1
 - PCS lanes have different timestamps (granularity_PCS = 640 ps)
 - Each PTP message has accurate timestamp (granularity_PTP = 1 bit time).
- Option C + Method 2
 - PCS lanes have different timestamps (granularity_PCS = 640 ps)
 - Each PTP message has inaccurate timestamp (granularity_PTP = 12160 ps).

THANK YOU!

Time error caused by different compensation methods

- The spreadsheet also shows time error could be as much as ~6ns if Tx and Rx use different options.
 - Data delay measurement as in current standard requires inclusion of all latency caused by the protocol stack between the point timestamp is generated and the reference plane (MDI).
 - All ports in compliance with the current standard will suffer the 6ns time error if the other side chooses to ignore the PCS lane distribution delay and relying on error cancellation.



640	ps	Block Time	640	ps		
А	-	Tx Option	А			
1		Rx Option	2	-		
0 ps		Link delay	0	ps		
20	Number of lanes		20			
0	ps	Resulting time error	6080	ps		
640	ps	Block Time	640	ps	t	
В		Tx Option	В	v	t	
1		Rx Option	2		T	
0 ps		Link delay	0	ps	T	
20		Number of lanes	20		T	
0	ps	Resulting time error	6080	ps		
640	ps	Block Time	640	ps	ps	
С		Tx Option	С			
1	-	Rx Option	2	-		
0	ps	Link delay	0	ps		
20		Number of lanes	20			
6080	ps	Resulting time error	0	ps		
	 640 A 1 0 20 0 640 B 1 0 20 640 C 1 0 20 640 <l< th=""><th>640 ps A √ 1 ps 0 ps 20 ps 0 ps 0 ps 0 ps 0 ps 0 ps 0 ps 20 ps 0 ps 20 ps 0 ps 640 ps 0 ps 640 ps 0 ps 0 ps 0 ps 0 ps 0 ps 20 ps 0 ps 0 ps 20 ps 20 ps</th><th>640psBlock TimeATx Option1Rx Option0psLink delay20Number of lanes0psResulting time error640psBlock TimeBTx Option1Rx Option0psLink delay20Number of lanes640psBlock Time1Rx Option0psLink delay20Number of lanes0psBlock Time640psBlock Time640psBlock Time7Resulting time error640psLink delay20Number of lanes0psLink delay20Number of lanes</th><th>640psBlock Time640ATx OptionA1Rx Option20psLink delay020Number of lanes200psResulting time error60800psBlock Time640BTx OptionB1Rx Option20psLink delay00psLink delay020Number of lanes200psLink delay020Number of lanes200psBlock Time error6080640psBlock Time error60800psLink delay01Rx OptionC1Rx Option20psLink delay020psLink delay020psLink delay020psKesulting time error200psKesulting time error020psResulting time error0</th><th>640psBlock Time640psA▼Tx OptionA✓1Rx Option2▼0psLink delay0ps20Number of lanes20✓0psResulting time error6080ps640psBlock Time640ps640psBlock Time640ps1Rx Option2✓0psLink delay0ps20Number of lanes20✓0psLink delay0ps20Number of lanes20✓0psBlock Time6080ps20Number of lanes20✓0psBlock Time640ps640psResulting time error6080ps640psLink delay0ps0psLink delay0ps20Number of lanes20✓0psLink delay0ps20Number of lanes20✓0psLink delay0ps20Number of lanes20✓0psLink delay0ps20Number of lanes20✓6080psResulting time error0ps</th></l<>	640 ps A √ 1 ps 0 ps 20 ps 0 ps 0 ps 0 ps 0 ps 0 ps 0 ps 20 ps 0 ps 20 ps 0 ps 640 ps 0 ps 640 ps 0 ps 0 ps 0 ps 0 ps 0 ps 20 ps 0 ps 0 ps 20 ps 20 ps	640psBlock TimeATx Option1Rx Option0psLink delay20Number of lanes0psResulting time error640psBlock TimeBTx Option1Rx Option0psLink delay20Number of lanes640psBlock Time1Rx Option0psLink delay20Number of lanes0psBlock Time640psBlock Time640psBlock Time7Resulting time error640psLink delay20Number of lanes0psLink delay20Number of lanes	640psBlock Time640ATx OptionA1Rx Option20psLink delay020Number of lanes200psResulting time error60800psBlock Time640BTx OptionB1Rx Option20psLink delay00psLink delay020Number of lanes200psLink delay020Number of lanes200psBlock Time error6080640psBlock Time error60800psLink delay01Rx OptionC1Rx Option20psLink delay020psLink delay020psLink delay020psKesulting time error200psKesulting time error020psResulting time error0	640psBlock Time640psA▼Tx OptionA✓1Rx Option2▼0psLink delay0ps20Number of lanes20✓0psResulting time error6080ps640psBlock Time640ps640psBlock Time640ps1Rx Option2✓0psLink delay0ps20Number of lanes20✓0psLink delay0ps20Number of lanes20✓0psBlock Time6080ps20Number of lanes20✓0psBlock Time640ps640psResulting time error6080ps640psLink delay0ps0psLink delay0ps20Number of lanes20✓0psLink delay0ps20Number of lanes20✓0psLink delay0ps20Number of lanes20✓0psLink delay0ps20Number of lanes20✓6080psResulting time error0ps	

Reference plane defined in IEEE802.3 and IEEE1588

Figure 19—Definition of latency constants

IEEE Std 1588-2008 IEEE Standard for a Precision Clock Synchronization Protocol for Networked Measurement and Control Systems

Inaccurate compensation of multilane distribution delay

- Option C + method 2 proposed in <u>tse_3cx_02_0520</u> recommends to use the constant sum of Tx+Rx to cancel out multi-lane distribution delay.
 - tse 3cx 03 0520 extends this method to all other intrinsic delay introduced by the protocol stack.
- The equivalent reference plane is "floating".
 - Time error is expected when two sides are following different methods.



Accurate compensation of multilane distribution delay

- Option B + Method 1 proposed by <u>he_3cx_01_0520</u> requires accurate compensation on both sides.
- Extra work might be needed in the logic layer, and a method was proposed in this contribution.
- After the accurate compensation of multilane distribution delay, the PTP timestamp reference plane aligns with the ideal plane (MDI).



Accurate compensation of multilane distribution delay

- This slide provides a method how to do the accurate compensation.
 - If the PCS lane number of PTP reference point can be known, the multilane distribution delay can be calculated.
 - For example, if the PTP reference point is carried by lane #3, the multilane Tx distribution delay would be (19 3) * 640ps = 10240ps, and the multilane Rx distribution delay would be 3*640 = 1920ps.

Lane 0	actual arvl time	0	actual distrib dly	12160	actual dept time	12160	actual arrival time	12160	actual deskew dly	0	actual merge dly	0	actual arrival time	12160	
1		640		11520		12160		12160		0		640		12800	
2		1280		10880		12160		12160		0		1280		13440	
3		1920		10240		12160		12160		0		1920		14080	
4		2560		9600		12160		12160		0		2560		14720	
5		3200		8960		12160		12160		0		3200		15360	
6		3840		8320		12160		12160		0		3840		16000	
7		4480		7680		12160		12160		0		4480		16640	
8		5120		7040		12160		12160		0		5120		17280	
9		5760		6400		12160		12160		0		5760		17920	
10		6400		5760		12160		12160		0		6400		18560	
11		7040		5120		12160		12160		0		7040		19200	
12		7680		4480		12160		12160		0		7680		19840	
13		8320		3840		12160		12160		0		8320		20480	
14		8960		3200		12160		12160		0		8960		21120	
15		9600		2560		12160		12160		0		9600		21760	
16		10240		1920		12160		12160		0		10240		22400	
17		10880		1280		12160		12160		0		10880		23040	
18		11520		640		12160		12160		0		11520		23680	
19		12160		0		12160		12160		0		12160		24320	

- Then the MAC can compensate the accurate delay into the PTP timestamp generated at xMII.
- Can we predict the lane number where the PTP reference point is?

Lane number prediction based on AM

- AM<0> is ALWAYS on lane 0.
- If the distance between the PTP TS reference point and AM<0> is known, then the PCS lane number where the PTP TS reference point is transmitted on can be accurately predicted.
 - An accurate compensation value thus can be calculated.
 - Similarly, knowing the distance between the PTP reference point and any AM block will also work.



PCS Lane Number = m mod n

Timestamp reference point tracing over MAC-PHY interconnection

- High speed MAC-PHY connection runs over AUI (e.g. CAUI for 100 GbE), which requires PCS functions in the MAC chip.
 - IEEE 802.3 Figure 83D-1 gives and example of 100 GbE chip-to-chip interface.
- PCS lane distribution is done in 100GBASE-R PCS.
- The number of PCS lane that transmits the PTP TS reference can be either inferred or calculated.
- The PCS lane number is kept unchanged over the whole interface.



Summary

- The multilane distribution delay can be accurately calculated and compensated.
 - Location (# of PCSL) of PTP timestamp reference point can be predicted using the distance between PTP timestamp reference point and the AM.
- It is recommended to compensate the multilane distribution delay so that the timestamp is aligned with the MDI reference plane.
 - To avoid the possible ~6ns time error between the old and new standards.