

# MPD State Machine Edits

Michael Paul - ADI George Zimmerman - CME Consulting

#### State machine edits



- ► George Zimmerman and I tried to incorporate all comments on the MPD state machine into a single document and fix any other issues that arose as we integrated everybody's work
- ► See the attached document 8023-169t4.pdf for proposed text




## State Machine Analysis (reference)

## Type 1 MPD States



ARC last state	next state	condition	note
1IDLE	DO_MARK1	V_{MPD} > V_{Discovery_th}	start mark timer needs to be added to state machine
2DO_MARKx	DO_DISCOVERYx	V_{MPD} < V_{Discovery_th}	
3DO_DISCOVERYx	DO_MARK(x+1)	V_{MPD} > V_{Discovery_th}	start mark timer needs to be added to state machine
4D0_DISCOVERYx	OFFLINE		discovery2 arcs go to IDLE instead of OFFLINE in current state machine? What is the difference between offline and idle
5MPD_MARKx	INRUSH	mark_timer_done * V_{MPD} > V_{type1_th}	fix this in state machine, need to go to PON_EVAL 1st, then PON_INRUSH if we are arcing to POWER_ON
6INRUSH	PON_LOAD_ON	INRUSH COMPLETE - Define Condition	
7MPD_MARKx	PON_NO_POWER	mark_timer_done * V_{MPD} < V_{type1_th}	Move through "PON_EVAL" 1st.
8PON_NO_POWER	IDLE	$V_{MPD} < V_{Reset_th}$	
9PON_LOAD_ON	PON_NO_POWER	V_{MPD} < V_{type1_th}	Consider timing and what happens at PI vs. behind recitifer and bulk caps. PI voltage and internal voltage can get out of sync
10PON_NO_POWER	PON_LOAD_ON	V_{MPD} > V_{type1_th}	Any timing or hysteresis requirements to stop a 10-6-9 loop?



### Type 0 MPD States



ARC last state	next state	condition	note
1IDLE	DO_MARK1	V_{MPD} > V_{Discovery_th}	start mark timer needs to be added to state machine
2DO_MARKx	DO_DISCOVERYx	V_{MPD} < V_{Discovery_th}	
3DO_DISCOVERYx	DO_MARK(x+1)	V_{MPD} > V_{Discovery_th}	start mark timer needs to be added to state machine
4D0_DISCOVERYx	IDLE		Discovery arcs go to IDLE instead of OFFLINE in current state machine? What is the difference between offline and idle
5MPD_MARKx	INRUSH	mark_timer_done * V_{MPD} > V_{type0_th} * V_{MPD} < V_{type1_th}	fix this in state machine, need to go to PON_EVA 1st, then PON_INRUSH if we are arcing to POWER_ON
6INRUSH	PON_LOAD_ON	INRUSH COMPLETE - Define Condition	
7MPD_MARKx	PON_NO_POWER	mark_timer_done * V_{MPD} < V_{type0_th} + V_{MPD} > V_{type1_th}	Move through "PON_EVAL" 1st
8PON_NO_POWER	IDLE	$V_{MPD} < V_{Reset_th}$	
9PON_LOAD_ON	PON_NO_POWER	V_{MPD} < V_{type0_th} + V_{MPD} > V_{type1_th}	Consider timing and what happens at PI vs. behind rectifier and bulk caps. PI voltage and internal voltage can get out of sync
10P0N_NO_P0WER	PON_LOAD_ON	V_{MPD} > V_{type0_th} * V_{MPD} < V_{type0_th}	Any timing or hysteresis requirements to stop a 10-6-9 loop?

